

EE - 400

GRADUATION PROJECT

WATTS DG TO AG INVERTER & POWER AC

SUPERVISED BY ASSOC. PROF. DR. SENOL BEKTAS

PREPARED BY RAHEEL MOHIUDDIN

NEAR EAST UNIVERSITY

LECTRICAL & ELECTRONICS ENGINEERING

PREFACE

Inverter is a very useful unit. Depending upon the output power the inverter has the capability of supplying power for many items that normally don't go on camping trips, such as TV, a stereo, an electric razor, or a desk trips, such as TV, a stereo, an electric razor, or a desk lamp. However, it also has many other uses, such as supplies for computers, variable speed ac motor drives to power the oscilloscope or soldering iron when doing electronic work in the field.

My project is about the inverter, that draws a max.of

5 amp, which is completely safe for an automobile cigarette

lighter socket, and no load current is only half an amp. The

output voltage is regulated and remains fairly constant from

no load to full load.

INTRODUCTION

Inverters convert dc power to ac power at some desired output and frequency. Application of inverter include stand by power supplies, uninterruptible power supplies for computers, variable speed ac motor drives, aircraft power supplies, induction heating and output of the dc transmission lines.

In most of the inverter applications, it is necessary to control both the output voltage and the output frequency. The controllable voltage requirement may arise out of the need to overcome regulation in the connected ac equipment or to maintain constant flux in ac motors driven at variable speed by variation of their supply frequency. If the dc input voltage is controllable, then an inverter with a fixed ratio of dc input voltage to ac output voltage may be satisfactory. If the dc input voltage is not controllable, then control of the output voltage must be obtained by employing pulse width modulation.

The output voltage wave form of an inverter is non sinusoidal and in most applications the voltage harmonics have a significant effect on the overall system performance. These harmonics may be reduced at the cost of increasing the complexity of the inverter circuit, and an economic decision must be made on the degree to which this should be done.

Inverter circuit designs are generally divided into

classifications. First there are amplifier type inverter:

se inverters that use transistors as amplifier, operating

nonsaturation condition. Second, there are the saturated

tch types of inverter: these inverters operate with the

tches either in a fully saturated conducting mode, or in

off blocking mode.

CHAPTER ONE

DESIGN CONSIDERATIONS FOR STATIC INVERTERS

Inverters convert d.c. power to a.c power at some tesired output voltage and frequency. Applications of inverters include the following.

- I. Stand by power supplies.
- 2.Uninterruptable power supplies for computers.
- 3. Variable-speed ac motor drives.
- 4. Aircraft power supplies.
- 5. Output of dc transmission lines.

In most of the inverter applications, it is necessary to be able to control both the output voltage and output frequency. The controllable voltage requirement may arise out of the need to overcome regulation in the convected ac equipment or to maintain constant flux in ac motors driven at variable speed by variation of their supply frequency. If the dc input voltage is not controllable, then control of the output voltage must be obtained by employing pulse-width modulation.

The output voltage wave form of an inverter is non sinusoidal and in most applications the voltage harmonics have a significant effect on the over all system performance.

A Static inverter is a solid state (semiconductor)

ac electrical power output with a sinusoidal wave form,
thout an operational dependance on relative mechanical
tion between component parts.

- a static inverter must provide the following:
- _ dc to ac power conversion
- conversion to a fixed-frequency output voltage
- a sinusoidal wave shape for variations of both dc input
- output voltage regulation for variation of both dc input roltage and ac load including power factor.
- some means of protecting the inverter from over loads on the output.

The static inverter is composed of the following functional components:

. A power stage or number of power stages that convert the dc input into relatively crude ac output.

The ac contains not only the fundamental ac frequency desired, but also unwanted harmonic frequencies. The power stage is the simplest power stage that can produce an ac voltage. By definition the stage uses four semiconductor switches (transistor or SCR) which can only produce square wave or two valued voltage.

. An ac output filter that eliminates the unwanted harmonics generated by the power stage. So as to provide the load a sinusoidal wave form with a given max. distortion.

The amount of deviation between a true sine wave and the

output voltage can be measured in the form of total distortion (THD). The ac filter size is determined the amount of unwanted harmonics in the power talso by the frequencies of these harmonics. lower the harmonic frequencies generated by the atage the larger will be the ac filter. Consequently if order frequencies in the power stage wave form (3rd, etc.) can be reduced in magnitude or eliminated the ac size can be made smaller.

to provide proper sequential control over the SCR's power stage or power stages such as to provide one or the following:

- frequency control
- Toltage regulation
- Current limiting (for over load protection)
- synchronization to external sources
- paralleling of inverters (with load sharing)

Inverter circuit designs are generally divided into two Massifications. First, there are the amplifier-type ___erter: those inverters that are transistors as amplifiers, merating in a non saturated condition. Second, there are the saturated-switch types of inverters (using either transistor er SCR's) these inverters operate with the switches either in = fully saturated conducting mode, or in cutoff blocking mode

The amplifier-type inverter circuit are characterized by lower efficiencies, high power dissipation in the transistor

pes), as well as many other well known problems. These inverters are quite satisfactory of the applications refully selected, if the power level are low if the factor loads are not a consideration, and if efficiency of the key criteria to the inverter design. Because of limited applications, the amplifier type inverters are very practical.

INVERTER REQUIREMENTS:-

Each requirement must be considered in terms of total might, efficiencies, and reliability.

pical electrical performance characteristics for static electrical electrical performance characteristics for static electrical electrical

-output power 500 to 1500 VA, 1000 VA nominal

-output voltage 115 to 200 V rms, 3 phase, +/- 0.5%

-output frequency 400Hz + 0.01%

-output harmonic distortion 3%

-power factor range max. variation of 0.2

-efficiency 75%

-input voltage 24 to 30 V DC

-output phase angle 120 (+ 2)

-temperature range -35 C to +71 C

The inverter should have overload protection, be able to withstand environmental conditions.

1.3 CONSIDERATIONS COMMON TO ALL INVERTERS.

There are several design considerations that are common to

FEED BACK IN AN INVERTER:-

a static inverter is comparable to an oscillator driving amplifier; an arrangement used by early low-powered in inverters. A 400 Hz sinusoidal signal is produced in oscillator, and this signal is power amplified in ventional class A or class B power amplifier stages. This phase, but at higher levels, low frequency makes the echnique inadequate.

It is possible to have as many as three different types of feed back in static inverter: Voltage, current and phase feedback. They are generally defined as follows.

(i) VOLTAGE FEED BACK:-

Regulation of ac output voltage with changes in input do voltage output load is provided by voltage feedback. Normally the output ac voltage is detected and rectified to provide a dc voltage is detected and rectified to provide a dc voltage. This dc voltage is compared with a Zenner reference diode, and the error voltage is fed back to the driver or power stage, to control the ac output amplitude. Such detection any be root-mean-square, average, or peak sensing and may occur either before or after the filter. The largest variations in static inverter design arise from the exact manner in which this dc error signal regulates the ac output.

In a three phase inverter, either combined or single

se voltage feed back may be used. A three phase detector

used in the combined system and the same error signal is

plied to all these phase. If large load and power factor

alances are expected, it is better to regulate the system

through it were three separate single inverters.

(11) CURRENT FEED BACK:-

Current feed back provide overload protection for the static inverter. This protection may be either or the types. In first, current in excess of the maximum results in shutdown of the inverter. That is, the output voltage drops to zero, this protecting the unit. With this type of shutdown, the output turns on and off with in a period, preventing damage to any of the components. The second type of current feedback results in the inverter as constant current generator for load current in excess of maximum. This protects the unit and often maintains the operation of loads during transistor over-load. In general, this latter system is better through some what more difficult to achieve. Normally, a current feedback system is designed to work in conjunction with the voltage feedback system, and in effect, over rides the voltage feedback during overload condition.

(iii) PHASE FEED BACK:-

Phase feed back is sometimes used in three phase static

Normally, the inverter oscillator provides exact ase angle at the input to the driver stages. If each is equally loaded, the phase shift thought the driver, and filter stages if each phase is equal resulting in same 120 phase angle at the output. Frequently however, loads or power factor are unbalanced, which may result in erent phase shift through each phase.

Phase feed back is applied by comparing the angle of two ses with respect to the third and generating two feed back als proportional to the differences from the nominal 120.

The two feed back signals then act in phase shifting the respect in two of these three oscillator output signals in the away that the inverter output are held at an exact 120 of the respect to each other.

) POWER STAGE DESIGN:-

Power variation in the design of static inverter power stages are few, but good design in this area is more important then elsewhere, since most if the dissipated power occurs here and in the filter. In general, inverters may be grouped as bridge or parallel inverters, with different basic circuit resulting in the power stage. Following figure shows the

schematic diagram of a basic parallel inverter power stage.




fig. 1.1

Transistor Q and Qz operate in push pull, each during


me half of the cycle. Transformer T2 is the power output

ransformer. Parallel inverters are more common than bridge

inverters. A typical bridge inverter power stage is shown in

fig 1.2.

 $-\mathbf{E}$



Transformer T5 is the output transformer, which has

minals that are alternately switched from plus to minus by

tion of Q1, Q2, Q3 and Q4 arranged as a bridge. Transistors

and Q3 operate together, as do Q2 and Q4. In a bridge

inverter, each transistor is subjected only to the supply

voltage during cut off because there is no induced voltage

present. This indicates that the bridge inverter will

operate safely with twice the supply voltage for a given

transistor type. This primary disadvantage of the bridge

inverter is its greater complexity. Since it requires twice

the number of transistors for the same power rating and at

the same supply voltage as compared to the parallel inverter.

It is possible with three-phase inverters to eliminate the

antages of bridge inverters while retaining their tages. A three-phase bridge inverter power stage is in fig 1.3

The input drive consists of three push pull square

es, 120 out of phase. Each transistor conducts for half

le and non conducting for the remaining half-cycle.

eause of the three-phase relationship, the conduction

riods of the transistor overlap, causing three transistor

be conducting at any given instants. This is combined in

delta-connected primary of T1, giving outputs with

ncelled third harmonics. Each transistor is subjected to

ly the supply voltage during cut off.

Proper design of the power transistor drive circuitry, the output transformer, and the filter are necessary for

efficient switching of the power transistors. The design of the output transformer is of particular importance. In

this transformer should be designed with low leakage and good high-frequency response. The three-phase former have to achieve an efficiency of about 95% and switching transistor line of 95%.

INDUCTANCE SWITCHING IN TRANSISTORS:-

The ability of an inverter to operate into power factor

is, and the ability of the main power transistor to switch

quare pattern and directly related. Under normal unity

er factor operation, the switching pattern or the

ansistor begins to look more like the circular pattern

lustrated in fig 1.4




fig. 1.4

In order to optimize the efficiency of the power transistor in switching mode, switching patterns may be produced on an oscilloscope and analyzed to determine regions of transistor operation with high dissipation. Circuit adjustments, filter and load changes may be made and their

on the transistor may be made by means of the pattern.

FICIENCY:

The efficiency of an ac. device where power factor is a maideration, is often misunderstood. Efficiency is usually relied as "watts output divided by watts input multiplied by expressed as percentage ". For dc input, this rule holds and is a excellent measure of performance of a piece of pment. For a static inverter operating under power factor this is often very misleading as a measure of -formance.

For example, a static inverter operating at maximum melt- ampere output into a zero power factor load would reflect a zero efficiency by the above definition. Because the voltage and current are phase-shifted full 90 degree. There are no output watts to measure, since the inverter is producing no real power in watt. The inverter is, however, operating at full volt-ampere load, and requiring very real power in watts from the dc input.

By this, it can be seen that a power factor has a severe effect on the "apparent efficiency" of the inverter. The only true indication of performance of the inverter is when efficiency is measured at unity power load.

Take the example of 350 VA static inverter that operates at 80% efficiency into a 350 VA resistive load (unity performance). The internal losses of inverter are approximately 87 W total.

This same inverter operating into a 350 VA load at 0.65 power factor would be delivering a real power of only 350 * 0.65 or approximately 227 W. This 227W is a power that goes straight through the inverter. In addition 350 VA at the above power factor of 0.65 represents also plain reactive power of 350*[{1-(0.65)(0.65)} E 0.5] or 256 VA. the only way a dc source can simulate a power factor, is to deliver the power to the inverter, then receive it back from the inverter.

In this manner, assuming the handling efficiency of the inverter at 80% then the inverter's internal losses could be computed by the two formulas:

$$80\% = 265 / [265 + (internal loss B)]$$

Total internal Losses = A+B = 123W. Total efficiency is therefore, by definition

This is no doubt, an extreme example, but it illustrate the severe impact that a power factor has on the apparent efficiency of an inverter.

Inverter losses (that determine efficiency) can be classified into three general categories.

(i) There are fixed losses. These are generally easy to measure, simply by removing all loads from the inverter, and measuring its power consumed. These are no load losses and

== always fixed.

- Second, there are the losses that are directly reportional to the output power. These are semiconductor resistance losses, etc.
- the output power. There are flux density losses, etc. This is that causes the inverter efficiency to reach a maximum point, then decrease as additional loads are applied.

Losses are really the best measure of an inverter's efficiency, and in general, losses and not the efficiency should be specified in an inverter specification.

An other factor to be considered is the size(volt-ampere output rating) of the inverter. High power inverter can always be more efficient than lower power inverter, if all other factors are equal. One basic reason for this fact is the internal efficiency of the transformer.

(e) OUTPUT FILTERS:-

The design of the static inverter output filters is an extremely difficult task. If the requirements are constant, the task is eased, if, however, the load and/or power factor varies widely and very low harmonics content is necessary, the design is difficult, and the filter will be heavy.

The filter should be efficient(95% overall efficiency).

Its input impedance at higher frequencies should be capacitive (never inductive if possible), and it should be of maximum weight. The maximum harmonics permitted from most

as 2% harmonics.

Now resonant, first and second order critically damped manual second order critical second o




fig 1.5

A common filter of 4th order is shown in the fig 1.6. In this filter, L2 and C2 are made resonant at the fifth order.




fig.1.6

A disadvantage with these filters is that their filtering ability is the function of their loading capacity, and the input impedance of the filter is not resistive at the

fundamental. These objections are overcome by the 4th. order resonant filter shown in fig. 1.7. In this filter L1 and C1 are tuned to series resonance at the fundamental, and L2 and C2 are tuned to shunt the load impedance. This filter actually works better if L1 and C1 are tuned above 350 Hz and if L2 and C2 are tuned to about 450 Hz. Also L2 should predominate in the L2 C2 product. This filter will filter to 2% harmonics over a zero range of 20 degrees.




fig 1.7
The physical size of the filter components is often
a problem and may be partially overcome by the use of
transformers to scale the filter components values.

Only a few general rules for filter design have been indicated. The mathematical design of such filter is so complicated that a digital computer might will be used in the design of the filter. The computer may be programed to vary a great many parameters to derive the best filter for the weight. The filter should be designed so that the reactance of the load is used as the part of the filter. For example, if the load has a lagging power factor of 0.4, this inductance should be figured as part of L2 when using the 4th. order resonant filter. This would make the static inverter higher than if the power were unity. In general the

the lagging or leading the power factor, the higher the

(e) INPUT FILTER:-

The function of the input filter is two folds. the filter is intended to remove the transient from the dc input line. It must prevent transients and noise from being produced on dc line by the action of static inverter.

The reduction of transient is difficult if the source impedance of the dc power is not low, and if other loads which are being switched are present on this source.

Usually, this sort of transient may be reduced by the use of low-pass T-section filter.

(1.4) SATURATED SWITCH TYPE INVERTERS:-

Under this topic we will discuss only the voltage driven inverter.

VOLTAGE DRIVEN INVERTERS:


The voltage driven inverter circuit is the generally accepted circuit employed in most of the today's static inverter design. A power source is connected through a pair of semiconductor switches, into the end of a center tapped transformer primary. The power source is a betray, with more than adequate capacity, and with a source impedance so low that it is negligiable. A schematic representation of the voltag-driven inverter is illustrated in fig. 1.8.

A voltage driven inverter is defined as follows:

• voltage driven inverter in which the design of the circuit

***nnects the dc voltage source through the semiconductor

***itches directly to the primary of the transformer.




This means that when S1 is closed, the full source voltage(minus the semi conductor saturation losses, which we will ignore) appear across the AB primary of the transformer T1, and conversely, when S2 is closed, the full source voltage BC primary.

The switching drive circuit alternately saturates and cuts off the semiconductor switches, causing a alternating voltage to be generated across the windings of the transformer T1, and to be deliver to the load. The power source voltage is directly imposed onto the primary of the transformer T1, and therefore, the voltage across the transformer is always a square wave, no matter what the load and no matter how the load power facto varies. The current wave form in the primary of the transformer T1, is a different story. It is affected by changes in load, and most

portant, it is affected by changes in power factor.

THE EFFECTS OF POWER FACTOR:-

Now let us examine the current wave form in the primary of T1, under various power factor conditions. The current wave form (in phase relationship) in the primary of T1 is composed with the voltage impressed by the power source across the primary of T1, when load is a pure resistive load(power factor1.0). This comparison reveals wave forms as illustrated in fig 1.9.






fig. 1.9

The current wave form will be identical to the voltage

full 180 degrees, and current through the switch, and through the transformer primary, is as high as required to deliver the power demanded by the load. The power delivered by each switch through the transformer primary is represented by the formula P= E I dt. When the voltage and current are both in phase, and square in wave form, then the cross hatched areas in the current wave forms are proportional to the power delivered by the each semiconductor switch.

An AC power source that is operating into a power factor load, is delivering power to the load, and then receiving power back from the load. This function occurs with each half cycle. Power is pushed into the load, and then received back from the load.

(ii) THE EFFECT OF AN INDUCTIVE LOAD:-

Considering an extreme case, with a completely inductive load(power factor zero lagging). The phase relation of the voltage wave form across the primary of T1 is compared with the current wave form through the primary of T1 in fig. 1.10.






fig. 1.10

When the voltage driven inverter must operate into an inductive load, the power that the load attempts to feed back in to transformer T1 effects the current wave form in the primary, semiconductor switch S1 should begin conduction at the 0 degree conduction angle, but the inductive load is attempting to force a reverse current flow through the switch. Because all semiconductor switches are unidirectional, the switch blocks the required reverse current. This interruption of the current flow from the load, when it is at its maximum point, causes a reverse voltage spike to build up on the primary of T1, and this spike rises until it fails(short circuits) the semiconductor switch. In theory, the spike could rise to an infinite voltage, and therefore, the voltage rating of the semiconductor switch is of no consequence; it still will fail. When switch S2 attempts to conduct, at the 180 degree conduction angle, it



faces the same untimely end.

(iii) THE EFFECTS OF CAPACITIVE LOAD:-

Because the inverter must deliver power into a power factor load and then receive it back, the effect of the capcitive load on the voltage driven inverter also are important. Again, the extreme case of the inverter with a completely capacitive load (power factor zero leading) is examined and the phase relation of the voltage wave form across the primary of T1 is compared with the current wave form through the primary of T1 in fig. 1.11.

Similarly to the situation encountered with the inductive load, a capacitive load changes the current wave form through the primary of T1, but the voltage remains uneffected. The voltage wave form remains square wave, but tremendous current spikes now appear in the primary each time the semiconductor swatches begin to conduct. When the switches begin conducting, they are supplying power to reverse charge

the capacitor through a very low impedance. With a voltage constant, the current rises to extremely high levels. Until the capacitor charge rises, there is a very little impedance to slow the current in rush, other than the slight resistance in the transformer wire and the saturation resistance of the semiconductor switches.





fig. 1.11


Because the current level rise to such a extremely high values as each switch begins to conduct, the I*I*R losses in the inverter suddenly rise to a very high values, and the efficiency decreases.

The end result of these current spikes on the operation of the semiconductor switches is permanent device destruction. The high peak currents cause transistor switches to run out of the drive power and pull out of saturation into a high dissipation mode of operation. In very short time they burn out. SCR switches simply generate instantaneous hot spots due to the extremely high peak currents and also burn out.

CHAPTER TWO ANALYSIS AND OPERATION

THE OSCILLATOR CIRCUIT





$$T = R1 C ln - \frac{1+B}{1-B}$$

$$B = \frac{R2}{-----} = \frac{100}{-----} = 0.5$$

$$R1+R2 = 200$$

$$T = 309.6 Hz$$


IC2: THE DECADE COUNTER

It is decade counter with 10 outputs. Inputs include a

in the clock input circuit provides pulse shaping that the unlimited clock inputs pulse rise and fall time.

These counters are advanced one count at the positive cock signal transition, if the clock inhibit signal is low.

Inter advancement via a lock line is inhibited the clock inhibited signal is high. A high reset signal clears the limiter to the zero count. Each decoded output remains high a full clock cycle. A carry out signal completes one limited every 10 clock input cycles in the CD 4017.




FEATURES: -

- Faulty static operation.
- Medium speed operation (10 M Hz at Vdd = 10v)
- 100% tested for quiescent current at 20V.
- 5v,10v and15v parametric ratings

frequency divider. It divides the frequency of the clock input by 4. Since pin 10 is connected to pin 15, so after counting 3, it will reset and start counting from zero again. The frequency produced by the oscillator is 309.6Hz and this counter divides the frequency by 4, and it becomes 17.4Hz. The 77.4 rather then 60 Hz is used to avoid transformer saturation. Decade counter IC2 controls the timing of the reference signal and the gaiting ON of the error amp. signal to the proper set of the FETS.

In inverter circuit the 4017 is used as the





IC1: LM 324

The LM 324 consists of four independent, high gain,

ernally frequency compensated operational amplifiers,

ch are designed specially to operate from a single power

ply over a wide range of voltages. Operation from split

er supples is also possible, and low power supply current

in is independent of the magnitude of the power supply

pltage.

In the inverter circuit IC1-a is used in the oscillator circuit in order to produce frequency. IC1-b is used as comparator in order to keep the output of the transformer stable. IC1-c and IC1-d are used as buffers, that means that whatever is the input output will be the same, and these are the source to gate-ON and off the MOSFETS which are used as switches.

The diodes D1 and D2 at the output of these buffers will either conduct or in cut off. If the output of the buffers is zero then these diodes will conduct, and if the output is high then these diodes will not conduct.

IC3-LM 7805: THE VOLTAGE REGULATOR

The LM-78XX series of three terminals regulators is

wailable with several fixed output voltages, making them

seful in wide range of applications. One of these is located

card regulation, eliminating the distribution problems,

essociated with single point regulation. The voltage

vailable, allow these regulators to be used in logic

systems, instrumentation, HiFi, and other solid state

electronic equipments. Although designed primarily as fixed

voltage regulators, these devices can be used with external

components to obtain adjustable voltages and currents.

FEATURES: -

- Output current in excess of 1A.
- Internal thermal over load protection
- No external components required.
- Output transistor safe area protection
- Internal short circuit current limit.

In the inverter circuit LM_7805 is used, so the voltage range is 5 volts, which is used as a reference voltage.


THE IRF-511 60 volts 3.5amp. MOSFET

The IRF-511 power MOSFET transistors have very low ONstate resistance combined with high transconductance and creat device raggedness.


These transistors also feature all of the well established advantages of the MOSFETS such as voltage control, freedom from second break down, very fast switching, ease of the paralleling, and temperature stability of electrical parameters.

In the inverter circuit, these are used as switches. When ever the gate source voltage (Vgs) is low, these are gated off and when the gate source voltage is high these are gated-ON. These mosfets behave as excellent switches.

Characteristic of the MOSFET



THE BRIDGE RECTIFIER




The circuit shown above is bridge rectifier. To understand the operation of this circuit, it is necessary only to note that two diodes conducts simultaneously. For example during the portion of cycle when the transformer polarity is that which is shown in the fig. D1 and D3 are conducting, and current passes from positive to the negative of the load. During the next half cycle, the transformer voltage reverses its polarity, and diodes 2 and 4 send current through the load in the same direction as during the previous half cycle.


The principal features of the bridge rectifier are, the current down in both the primary and the secondary of the transformer are sinusoidal, and therefore smaller transformer may be used for full wave circuit of the same output.

TRANSISTOR NOT CONDUCTING

The simplified fig. is as follows:



TRANSISTOR NOT CONDUCTING



INVERTER OPERATION

The inverter, the schematic diagram of which is shown in

the reference signal, is 5 volts square wave. The output volts peak to peak AC signal. The feed back signal is rectified in order to match the DC reference signal. On the half of the AC wave form, the upper three FETs are gated N, and on the other half, the lower three FETs are gated ON.

Normally, 120-volts AC outlets have one side at ground and one side that is HOT. The hot side alternates from -170-170 volts. The inverter output is little different. On one half of the AC cycle, one side is nearly ground and other is at +170. During the other half of the cycle the situation is reversed.

Operation amplifier IC1-a and its associated components form approximately 300 Hz clock oscillator and the counter IC-2 divides the clock signal by four to obtain a 75 Hz inverter frequency and after counting four pulses that is counting 0, 1, 2, 3 it RESETS and start counting again from zero, since pin 10 is connected to pin 15 which the RESET pin. The 75 Hz rather than 60 Hz is used to avoid transformer saturation. Some electronic clocks will run fast with that frequency, but most electronic gear will work just fine.

Decade counter IC2 controls the timing of the reference signal and the gating on of the error amplifier signal to the proper set of the FETs. The timing diagram is shown below.







FIG 2.1

When IC2, pin 3 goes high, the output of the buffer IC1-c is high, that reverse biases the D1 and allows the error amplifier signal to reach Q1, Q2, Q3 and the common drain of the Q1, Q2 and Q3 which is attached to the primary of the centre tapped transformer T1, are at 12 volts till the output of the pin3 remains high.

At the same time, IC2 pin 4 is low which causes the output of the buffer IC1-d to be low, that grounds the gates of Q4, Q5, and Q6 and therefore turning them OFF. A 5 volts reference from the regulator IC3 is now present at the error amplifier IC1-b, non inverting input. The reference signal rise time is slowed by R12 and C2 in order to avoid the output overshoot, and the gain and the frequency response of the error amplifier is set by R15, R25 and C3.

Next, pin2 of the IC2 goes high which turns Q7 on, and the reference signal is pulled to ground. PIN3 and PIN4 are low low and the FETs gates are grounded, turning them OFF, the drain of the FETs is now approximately zero, and it remains zero till PIN3 and PIN4 are at zero level. Then PIN4 of the IC-2 goes high and reverse bias the D2, and the reference signal now rises to 5 volts and other three FETs are gated ON and the other half of the AC output wave form is generated. at this point, the drain voltage of FETs Q4, Q5 and Q6 is -12 volts. We got this inverted signal due to the oposite polarity of the centre tapped transformer. The next clock pulse causes the pin7 of the IC2 to go high, all FETs are now OFF and the reference is set to zero. The following clock pulse resets IC2 and another cycle begins.

If we consider the FETs Q1, Q@, and Q3 as a switch A and FETs Q4, Q5 and Q6 as the switch B, then the output of these two switches in accordance to the timing diagram is shown below.



A filter that protects the CMOS circuitry against

alternates spikes and reverse input polarity is formed by R7, C8 and D7. Components R9 and C4, filter output spikes, and R18-R21 are pre load resistors to stabilize the inverter when load is connected. Although the FETs have no current-equalizing source resistors, they still share current fairly equally. (When a FET Hog current, it heats up more and its on resistance increases, causing it to draw less current).

CHAPTER THREE
SUMMARY AND CONCLUSION

SUMMARY OF THE VOLTAGE-DRIVEN INVERTER PROBLEM

A summary of the problems inherent in the voltage driven inverter circuit, and the reasons why these problems are present is presented below.

- (i) The voltage-driven inverter can handle inductive power factor only through a limited range, and only with difficulty. This is because the voltage-driven inverter holds the voltage fixed in phase relative to a switch conduction, being unidirectional current device, will not operate in this mode. Auxiliary circuit are necessary to either burn up the power, fed back from the inductive load, or bypass the switches and return the power to the power source.
- (ii) The voltage driven inverter can not handle a capacitive power factor. Bleeder resistor to modify the power factor have to be used, or a series impedance in the output is necessary to restrict the current surges. The inverter will still destroy the switches if the power factor of the load becomes leaking to an approximate extent.
- (iii) The voltage driven inverter utilization of the semiconductor switches is poor. The current rating of the switches must be several times larger than necessary to handle the current peaks created by the power factor loads. The high peak currents for short durations are not a desirable condition for the operation of semiconductors, therefore the reliability of the switches is not good.
- (iv) The voltage driven inverter utilization of the output of

power transistor is poor. Because of the short conduction e, causing high peak currents as required by the power loads, and will be larger and heavier than necessary.

- The voltage driven inverter circuits will have to be arge and heavy. The actual volt-ampere circulating in the alter circuits will be large, causing losses and driving up size and weight of the filter section.
- vi) Voltage driven inverter can not use simple, efficient pulse-width modulation as a means of regulation because of the transformer problem, and because of the circulating currents required by the filter section. Almost with out exception, voltage driven inverter use pre regulator, decreasing efficiency due to double conversion losses, or they use phase shift, forcing the use of multiple inverters for every output provided.

(vii)Voltage driven inverters are never satisfactory when they operate with motors as loads, because the current surge capacity required during motor start up is always coupled with highly inductive power factors, and these conditions change through wide ranges, as the motor comes up to speed. The worst case condition for the voltage driven inverter is when a single motor constitute the only load that the inverter has to drive.

(viii) The voltage driven inverter is a highly intensity generator of radiated and conducted EMI. This is inherent in the circuit. Extensive fixes must be incorporated in each different voltage driven inverter, depending on its

it is seldom that the radiated and conducted EMI can ever be brought down to acceptable levels of MIL-I-26600 or MIL-I-5181, standards and keep the inverter size and weight with in reason.

GENERAL CONCLUSION

This project gives a comprehensive knowledge about

DVERTERS. Inverter is a device which coverts DC power to AC

Dower at some desired output and frequency. There are several

design considerations that are common to all inverters, that

include, the feed back which might be of voltage feed back,

current feed back or phase feed back. Then comes the design

of the power stage, it is most important part since most of

the power is dissipated here. Inductive switching in

transistors, efficiency and input and output filters are also

key points to be considered for the inverter design.

The INVERTERS are classified in two categories. Firstly the voltage driven inverters, secondly, the current driven inverters. My project is based on the first type, that is the voltage driven inverters. The voltage driven inverter is the one in which the design of the circuit connects the DC voltage source through the semiconductor switches, directly to the primary of the transformer.

The switching drive circuit alternately saturates and cuts off the semiconductor switches, causing an alternating voltage to be generated across the windings of the transformer, and to be delivered to the load. The power source voltage is directly impressed on the primary of the transformer, and therefore, the voltage across the transformer is always a square wave, no matter what the load and no matter how the load power factor varies.

To my father, mother, brothers & sister.

ACKNOWLEDGMENT

I would like to express my special thanks

my supervisor Assoc.Prof.Dr Senol Bektas, who

we me a lot of knowledge and skills to carry on

th this project. Also I would like to thank my

friends who helped me in completing this project.

The output of the buffers should be the same as the tout I observed that output of the buffers is different the input. There should be two voltage levels but I erved three levels, these are approximately 9.0, 1.6, 0 volts. At the high level the switches should be at ON te and at lower level these should be in OFF state. But the third level which is 1.6 volts these FETs conduct the third level which is 1.6 volts these FETs conduct tially and because of this the output of the inverter is croyed. The cause of this third level is due to the FETS voltage of the buffers.

This problem may be solved by using the buffers with ry low OFF-SET voltage .

B, CD4022B Types





Fig. 1 - Logic diagram for CD40178




RESET CLOCK INVIOLENT CONTROL TO THE PROPERTY OF THE PROPERTY

Fig. 4 - Timing diagram for CD4022B.

INTERNATIONAL RECTIFIER



HEXFET® TRANSISTORS



N-Channel

IRF520 IRF521 IRF522 IRF523

0.3 Ohm HEXFET B Plastic Package

technology is the key to International Rectiline of power MOSFET transistors. The effiand unique processing of the HEXFET design low on-state resistance combined with high ce and great device ruggedness.

transistors also feature all of the well estabges of MOSFETs such as voltage control, freeond breakdown, very fast switching, ease of temperature stability of the electrical param-

suited for applications such as switching power ator controls, inverters, choppers, audio amplifienergy pulse circuits.


Features:

- Compact Plastic Package
- Fast Switching
- Low Drive Current
- Ease of Paralleling
- No Second Breakdown
- Excellent Temperature Stability


Product Summary

Part Number	VDS	RDS(on)	,D
IRF520	100V	0.30Ω	8.0A
IRF521	60V	0.3052	8.0A
IRF522	100V	0.40Ω	7.0A
IRF523	60V	0.4052	7.00

CASE STYLE AND DIMENSIONS



ACTUAL SIZE



RF521, IRF522, IRF523 Devices

Eximum Ratings

Parameter	IRF520	IRF521	IRF522	IRF523	Units
Drain - Source Voltage ①	100	60	100	60	V
Gate Voltage IRGS = 1 MD) ①	100	60	100	60	ν
Continuous Drain Current	8.0	8.0	7.0	7.0	Α
Continuous Drain Current	5.0	5.0	4.0	4.0	Α
Fulsed Drain Current ③	32	32	28	28	Α
Gate - Source Voltage		±:	20		V
Max. Power Dissipation		40 (Sec Fig. 14)		W
Linear Derating Factor		0.32 (See Fig. 14)		W/K
Inductive Current, Clamped	32	(See Fig. 15 and 32	16) L = 100μH 28	28	А
Operating Junction and Storage Temperature Range		-55 to	150		°C
Lead Temperature	30	0 (0.063 in. (1.6m	m) from case for 10)s)	°C

Characteristics @T_C = 25°C (Unless Otherwise Specified)

Parameter	Туре	Min.	Тур.	Max.	Units	Test (Conditions	
Source Breakdown Voltage	IRF520 IRF522	100	-	-	٧	V _{GS} = 0V		
	IRF521 IRF523	60	-		V	l _D = 250μA		
Shold Voltage	ALL	2.0	-	4.0	V	VDS = VGS. ID = 250µA	\	
ce Leakage Forward	ALL	-	_	500	nA	VGS = 20V		
Leakage Reverse	ALL			- 500	nA	VGS = -20V		
Voltage Drain Current	444	_	-	250	μА	VDS = Max. Rating, VGS	= 0V	
	ALL	-	_	1000	μΑ	VDS = Max. Rating x 0.8	, V _{GS} = 0V, T _C = 125°C	
1 s n (,mm) (2)	INC520 IRF521	8.0			٨	VDS) ID(on) × RDS(on)	Vec = 10V	
	IRF522 IRF523	7.0	-		А	DS / D(on) DS(on)	max.	
Source On-State	IRF520 IRF521	-	0.25	0.30	Ω	V10V14-0A		
	IRF522 IRF523	-	0.30	0.40	Ω	V _{GS} = 10V, I _D = 4.0A		
Transconductance (2)	ALL	1.5	2.9		S (U)	VDS) ID(on) x RDS(on) :	max. 1 _D = 4.0A	
Cesacitance	ALL	-	450	600	pF	V _{GS} = 0V, V _{DS} = 25V, 1	~ 1 0 MHz	
Capacitance	ALL	-	200	400	pF	See Fig. 10	- 1.0 141112	
Transfer Capacitance	ALL	-	50	100	pF	000 i ig. 10		
S- C-lay Time	ALL		20	40	ns	V _{DD} ≈ 0.5 BV _{DSS} , I _D = 4.0A, Z _O = 50Ω See Fig. 17 (MOSFET switching times are essentially independent of operating temperature.)		
The Time	VLL	-	35	70	ns			
Delay Time	ALL	-	50	100	ns			
	ΛLL		35	70	ns			
Charge Ce Plus Gate-Drain)	ALL	-	10	15	nC	V _{GS} = 15V, I _D = 10A, V _{DS} = 0.8 Max. Rat See Fig. 18 for test circuit. (Gate charge is es		
Swee Charge	ΛLL	g-ma	6.0		пC	independent of operating	temperature.)	
("Miller") Chargo	ALL	-	4.0		nC			
Dan Inductance		and-	3.5		пН	Measured from the contact screw on tab to conter of die.	Modified MOSFET symbol showing the internal device	
	ALL	miles	4.5	destr	На	Measured from the drain lead, 6mm (0.25 in.) from package to center of die.	inductances.	
Source Inductance	ALL		7.5		οН	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.		

Resistance

-to-Caso	ALL	-	-	3.12	K/W	
Case to Sink	ALL	-	1.0,	_	K/W	Mounting surface flat, smooth, and greased.
	ALL	8000		80	K/W	Free Air Operation

ource-Drain Diode Ratings and Characteristics

9	Continuous Source Current (Body Diode)	IRF520 IRF521	-	-	8.0	А	Modified MOSFET symbol showing the integral
		IRF522 IRF523	-	~	7.0	А	reverse P-N junction rectifier.
30	Pulse Source Current (Body Diode) ③	IRF520 IRF521	-	4900	32	А	
		IRF522 IRF523	-		28	А	
50	Diode Forward Voltage (?)	IRF520 IRF521			2.5	V	T _C - 25°C, I _S = 8.0A, V _{GS} - 0V
		IRF522 IRF523	-	-	2.3	V	T _C = 25°C, I _S = 7.0A, V _{GS} = 0V
	Reverse Recovery Time	ALL		280		ns	
99	Reverse Recovered Charge	ALL		1.6		иC	$T_J = 150^{\circ}\text{C}, l_F = 8.0\text{A}, dl_F/dt = 100\text{A}/\mu\text{S}$
-	Forward Turn-on Time	ALL	Intrin		on time i		T _J = 150°C, I _F = 8.0A, dI _F /dt = 100A/µs e. Turn-on speed is substantially controlled by Ls. +

^{25°}C to 150°C. ② Pulse Test: Pulse width \leq 300 μ s, Duty Cycle \leq 2%.




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 — Typical Saturation Characteristics




Fig. 4 — Maximum Safe Operating Area

Repetitive Rating: Pulse width limited by max. junction temperature.
 See Transient Thermal Impedance Curve (Fig. 5).

20, IRF521, IRF522, IRF523 Devices




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature






Fig. 9 - Normalized On Residues 12

IRF520, IRF521, IRF522, IRF523 Devices



- Typical Capacitance Vs. Drain-to-Source Voltage



2 - Typical On-Resistance Vs. Drain Current




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14 - Power Vs. Temperature Derating Curve

1HF521, IHF522, IHF523 Devices




Fig. 15 - Clamped Inductive Test Circuit




Fig. 16 - Clamped Inductive Waveforms




Fig. 17 - Switching Time Test Circuit




Fig. 18 - Gate Charge Test Circuit



Operational Amplifiers/Buffers

LM124/LM224/LM324, LM124A/LM224A/LM324A, LM2902 Low Power Quad Operational Amplifiers

General Description

LM124 series consists of four independent, high an, internally frequency compensated operational ambiers which were designed specifically to operate from single power supply over a wide range of voltages. Deteration from split power supplies is also possible and allow power supply current drain is independent of the magnitude of the power supply voltage.

Application areas include transducer amplifiers, dc gain locks and all the conventional op amp circuits which low can be more easily implemented in single power upply systems. For example, the LM124 series can be rectly operated off of the standard +5 VDC power upply voltage which is used in digital systems and will easily provide the required interface electronics without equiring the additional ±15 VDC power supplies.

Unique Characteristics

- In the linear mode the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage.
- The unity gain cross frequency is temperature compensated.
- The input bias current is also temperature compensated.

Advantages

- Eliminates need for dual supplies
- Four internally compensated op amps in a single
- Allows directly sensing near GND and V_{OU1} also goes to GND
- Compatible with all forms of logic
- Power drain suitable for battery operation

Features

- Internally frequency compensated for unity gain
- Large dc voltage gain 100 dB
- Wide bandwidth (unity gain) (temperature compensated)
- Wide power supply range:

Single supply
or dual supplies


3 V_{DC} to 30 V_{DC}

11.5 V_{DC} to 115 V_{DC}

- Very low supply current drain (800µA) essentially independent of supply voltage (1 mW/op amp at +5 Vpc)
- Low input biasing current (temperature compensated)
- Low input offset voltage 2 mVpc and offset current 5 nApc
- Input common-mode voltage range includes ground
- Differential input voltage range equal to the power supply voltage
- Large output voltage
 0 V_{DC} to V⁴ = 1.5 V_{DC} swing

Connection Diagram


Dual-In-Line Package



Order Number LM124J, LM124AJ, LM224J, LM224AJ, LM324J, LM324AJ or LM2902J See NS Package J14A

Order Number LM324N, LM324AN or LM2902N

Schematic Diagram (Each Amplifier)



LM124/LM224/LM324, LM124A/ LM224A/LM324A, LM2902

LM 14 (M) 44A	Storage Two pwature Range
LM 124 (M) 24A	Lead Temperature (Soldering, 10 seconds)
570 mW	Centinuous

Molded DIP

Cavity DIP Flat Pack

			65	
0.014 170 0	25 C to -85 C	55 C to -125 C	05 C ⋅0 ⋅150 C	300 €

			65 C to +	300 0
1100	-85 C	-125 C	-150 C	Û
20	2	0 5	0.0	300
	1		. 0	

150 C

Electrical Characteristics (V* = +5.0 VDC, Note 4) Wm 0/2 Continuous Output Short-Circuit to GND (One Amplifier) (Note 2) $V^{4} \le 15~\rm VD_{C}$ and TA = 25 $^{\circ}C$

		LR	LM124A		LM.	LM224A		1 M3240				-							
PAHAMEIER	CONDITIONS	A CLASS	TVD	-						LIMIT	LM 124/LM224	_	2	LM324		LM2902	905	1	
		-	- 5	MAX	NIN	TYP MAX	MEN	TYP	MAX	M	TYP MAX		MIN T	TYP MAX		MIN TYP	P MAX	UNITS	S
Input Offset Voltage	TA = 25 C, (Note 5)		1 2			1 3		C	3		17 -5				-		J	+	
Input Bias Current (Note 6)	IN(+) or IIN(-), TA = 25 C		20 50	0	4	40 80		45	100			150	4 4		0.	45	250	-	nADC
Input Offset Current	lin(+) - (in(-), TA - 25 C		2	10		2 15		5	30		02.		4	031		1.	1	-	
Input Common-Mode Voltage Range (Note 7)	V ⁺ = 30 V _{DC} . T _A = 25 C	0	>	٧-15 (0	V 1.5	0		V 15	0	>	150			15 0	C	V ⁺ -1.5		VDC
Supply Current	RL = VCC = 30V, ILM2902 VCC = 26V) RL = On All Op Amps Over Full Temperature Range	And the state of t	15 3	3		15 3		15	3		15 3	2	0	5 3	2	- 0	5 3 7 1.2		mADC
Large Signal Voltage Gain	V ⁺ = 15 V _{DC} (For Large V _O Swing) R _L ≥2 kΩ, T _A = 25 C	20	100		50 1	100	25	100		50	100	25		100		100	0	۷,′۷	V/m/V
Output Voltage Swing	RL = 2 kΩ, TA = 25 C (LM2902 RL ≥ 10 k1)	0	>	1.5	0	V ⁺ -1.5	5 0		V* 15	0	>	-150	And of the second	\ +\	5		V+-15		
Common-Mode Rejection Ratio	DC, TA :: 25 C	70	82		9 07	85	99	85		70	85		5 70		,	07 0			200 AB
Power Supply Rejection Ratio	DC, TA = 25°C	65	100		65	100	65	100	To the last of the	65	100	99		100	20	100	0		dB dB
Amplifier-to-Amplifier Coupling (Note 8)	f = 1 kHz to 20 kHz, TA = 25 C (Input Referred)		120			120		120			120		-	120		-120	0		98
Output Current Source	$V_{IN}^{\dagger} = 1 \text{ VDC}$, $V_{IN}^{-} = 0 \text{ VDC}$. $V^{\dagger} = 15 \text{ VDC}$, $T_{A} = 25 \text{ C}$	20	40		20 4	40	20	40		20	40	20	0 40		20	40		mADC	00
Sink	$V_1N^- = 1 \text{ VDC}$. $V_1N^- = 0 \text{ VDC}$. $V^+ = 15 \text{ VDC}$. $T_A = 25 \text{ C}$	0	20	-	10 2	20	10	20		10	50	0:	0 20	0	10	20		mADC	20
	$V_{1N} = 1 \text{ VDC}$, $V_{1N}^{+} = 0 \text{ VDC}$. $T_{A} = 25 \text{ C}$, $V_{O} = 200 \text{ mVDC}$	12	25		12 5	50	12	20		12	20	112	2 50	6				μADC	20
Short Circuit to Ground TA = 25°C, (Note 2)	TA = 25°C. (Note 2)		40 5	09	4	40 60		40	0.9		40 60		40	09 (-	40	09	mADC	200

Electrical Characteristics (Continued)

		ug/	LM124A		LA	LM224A		1 M324A	AA	_	LM124/LM224	M224		LM374		_	(M7902	Ī	TIMIT
PARAMETER	CONCE	M	MIN TYP	MAX	MIN	TYP MAX	NIM X	N TYP	MAX	MIN	N TYP	MAX	Σ	TYP	MAX	Z	TYP	MAX	
Input Offset Voltage	(Note 5)			4		4			5			1.7			67			110	mVDC
Input Offset Voltage Drift	RS = 0Ω		7	20		7 20		7	30		7			7			7		ην/°C
Input Offset Current	IN(+) - IN(-)			30		30			75			±100			±150		45	+200	nADC
Input Offset Current Drift	*		10	200		10 200	0	10	300		10			10			10		PADC/°C
Input Bias Current	lin(+) or lin(-)		40	100		40 100	0	40	200		40	300		40	500		40	500	nApc
Input Common-Mode Voltage Range (Note 7)	v* = 30 VDC	0		٧+-2	0	*>	V*-2 0		۷*۱۰2	2 0		٧2	0		^+-2	0		٧+-2	VDC
Large Signal Voltage Gain	$V^+ = +15 \text{ VDC (For Large VO Swing)}$ $R_L \ge 2 \text{ k}\Omega$	25			52		15	10		25			15			15			Vm/V
Output Voltage Swing VOH	V ⁺ = +30 V _{DC} , R _L = 2 kΩ R _L ≥ 10 kΩ	26	28		26	28	26	6 28		26 27	28		26	28		22 23	24		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
VOL	V* = 5 VDC, RL < 10 kΩ		2	20		5 20		2	20		2	20		2	20		2	100	mVDC
Output Current Source	$V_{1N}^{+} = +1 \text{ VDC. } V_{1N}^{-} = 0 \text{ VDC. } V^{+} = 15 \text{ VDC.}$ $V_{1N}^{-} = +1 \text{ VOC. } V_{1N}^{+} = 0 \text{ Voc. } V^{+} = 15 \text{ VDC.}$	01	20		10	20	10	0 20		10	20		10	20		0 10	20		mADC mADC
Differential Input	(Note 7)			32		32			32			32			32			26	N _{DC}

soldered in a printed circuit board, operating in a still air ambient. The LM224/LM224A and LM124/LM124A can be derated hased on a +150°C maximum junction temperature. The dissipation is the total of all Nate 1: For operating at high temperatures, the LM324/LM324/LM324/LM32902 must be decated based on a +125°C maximum junction temperature and a thermal resistance of 175°C/W which applies for the device Short circuits from the output to V+ can cause excessive heating and eventual destruction. The maximum output current is approximately 40 mA independent of the magnitude of V+. At values of supply four amplifiers - use external resistors, where possible, to allow the amplifier to saturate or to reduce the power which is dissipated in the integrated circuit.

Note 3: This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector base junction of the input PNP transistors becoming forward biased and thereby esting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the op amps to go to the V* for to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, voltage in excess of +15 Vpc, continuous short-circuits can exceed the power dissipation ratings and cause eventual destruction. Destructive dissipation can result from simultaneous shorts on all amplifiers. again returns to a value greater than -0.3 V_{DC} (at 25°C).

Note 4: These specifications apply for V = +5 V DC and -55°C \leq TA \leq +125°C, unless otherwise stated. With the LM224/LM224A, all temperature specifications are limited to -25°C \leq TA \leq +85°C, the LM324/ LM324A temperature specifications are limited to 0°C < TA < +70°C, and the LM2902 specifications are limited to -40°C < TA < +85°C.


Note 5: V_O = 1.4 V_{DC}, R_S = 012 with V⁺ from 5 V_{DC} to 30 V_{DC}; and over the full input common-mode range (0 V_{DC} to V⁺ - 1.5 V_{DC}).


Note 1: The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3V (at 25°C). The upper end of the common-mode voltage range is V⁺ -1.5V, but Note 6: The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the input lines. nither or both inputs can go to +32 VDC without damage (+26 VDC for LM2902).


Note II. Due to proximity of external components, insure that coupling is not originating via stray capacitance between these external parts. This typically can be detected as this type of capacitive increases at





Performance Characteristics


































Typical Performance Characteristics (LM2902 only)





Application Hints

The LM124 series are op amps which operate with only a single power supply voltage, have true-differential inputs, and remain in the linear mode with an input common-mode voltage of 0 V_{DC}. These amplifiers operate over a wide range of power supply voltage with little change in performance characteristics. At 25°C amplifier operation is possible down to a minimum supply voltage of 2.3 V_{DC}.

The pinouts of the package have been designed to simplify PC board layouts. Inverting inputs are adjacent to outputs for all of the amplifiers and the outputs have also been placed at the corners of the package (pins 1, 7, 8, and 14).

Precautions should be taken to insure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a test socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Large differential input voltages can be easily accommodated and, as input differential voltage protection diodes are not needed, no large input currents result from large differential input voltages. The differential input voltage may be larger than V⁺ without damaging the device. Protection should be provided to prevent the input voltages from going negative more than -0.3 V_{DC} (at 25°C). An input clamp diode with a resistor to the IC input terminal can be used.

To reduce the power supply current drain, the amplifiers have a class A output stage for small signal levels which converts to class B in a large signal mode. This allows the amplifiers to both source and sink large output currents. Therefore both NPN and PNP external current boost transistors can be used to extend the power capability of the basic amplifiers. The output voltage needs to raise approximately 1 diode drop above ground to bias the on-chip vertical PNP transistor for output current sinking applications.

For ac applications, where the load is capacitively coupled to the output of the amplifier, a resistor should

be used, from the output of the amplifier to ground to increase the class A bias current and prevent crossover distortion. Where the load is directly coupled, as in deapplications, there is no crossover distortion.


Capacitive loads which are applied directly to the output of the amplifier reduce the loop stability margin. Values of 50 pF can be accommodated using the worst-case non-inverting unity gain connection. Large closed loop gains or resistive isolation should be used if larger load capacitance must be driven by the amplifier.


The bias network of the LM124 establishes a drain current which is independent of the magnitude of the power supply voltage over the range of from 3 V_{DC} to 30 V_{DC} .

Output short circuits either to ground or to the positive power supply should be of short time duration. Units can be destroyed, not as a result of the short circuit current causing metal fusing, but rather due to the large increase in IC chip dissipation which will cause eventual failure due to excessive junction temperatures. Putting direct short-circuits on more than one amplifier at a time will increase the total IC power dissipation to destructive levels, if not properly protected with external dissipation limiting resistors in series with the output leads of the amplifiers. The larger value of output source current which is available at 25°C provides a larger output current capability at elevated temperatures (see typical performance characteristics) than a standard IC Op amp.

The circuits presented in the section on typical applications emphasize operation on only a single power supply voltage. If complementary power supplies are available, all of the standard op amp circuits can be used. In general, introducing a pseudo-ground (a bias voltage reference of V+/2) will allow operation above and below this value in single power supply systems. Many application circuits are shown which take advantage of the wide input common-mode voltage range which includes ground. In most cases, input biasing is not required and input voltages which range to ground can easily be accommodated.

Non-inverting DC Gain (0V Input = 0V Output)






1016 1016


Power Amplifier


MO ?

1/5 FW5904



















Fixed Current Sources




LED Driver

11.6 CH




3-177

Typical Single-Supply Applications (Continued) (V⁺ = 5.0 V_{DC})




I MELLANT MILLER I ME UIT


Voitage Follower 1/4 LM124




Squarewave Oscillator




Pulse Generator




High Compliance Current Sink




Low Drift Peak Detector




Comparator with Hysteresis




Ground Referencing A Differential Input Signal











AC Coupled Inverting Amplifier


AC Coupled Non-Inverting Amplifier






DC Coupled Low-Pass RC Active Filter


High Input Z, DC Differential Amplifier





Typical Single-Supply Applications (Continued) (V* = 5.0 VDC)

High Input Z Adjustable-Gain DC Instrumentation Amplifier




If R1 R5 & R3 : R4 R6 | R7 (CMRR depends on match)


$$V_0 = 1 * \frac{2R1}{R2} \left(V_2 - V_1 \right)$$

As shown $V_O = 101 \, (V_2 - V_3)$


Using Symmetrical Amplifiers to Reduce Input Current (General Concept)



Bridge Current Amplifier



Bandpass Active Filter



CD4017B, CD4022B Types

Counter/Dividers

- 20-Volt Rating)
- ter with
- Outputs
- ter with
- Outputs
- and CD4022B are 5- Inson counters having outputs, respectively. DOCK, a RESET, and a Benal. Schmitt trigger input circuit provides allows unlimited clock all times.
- Ivanced one count at al transition if the ara is low Counter e cock line is inhibited HIBIT signal is high clear the counter to e at the Johnson counter high-speed operation, and spike-free deock gating is provided, ounting sequence. The == normally low and go pective decoded time entput remains high for A CARRY-OUT signal see every 10 clock input 17B or every 8 clock CD4022B and is used to

Features:


- Fully static operation
- Medium-speed operation . . . 10 MHz (typ.) at VDD = 10 V
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"


Applications:


- Decade counter/decimal decode display (CD4017B)
- Binary counter/decoder
- # Frequency division
- Counter control/timers
- Divide-by-N counting
- For further application information, see ICAN-6166 "COS/MOS MSI Counter and Register Design and

Applications" apple clock the succeeding device in a multidevice counting chain.


The CD4017B and CD4022B series types are supplied in 16 lead hermetic dual-in line ceramic packages (D and F suffixes), 16-lead dual-m-line plastic package (E suffix), and in chip form (H suffix)







TOP VIEW CD4017B TERMINAL DIAGRAM



TOP VIEW NC - no connection CD4022B TERMINAL DIAGRAM

SED OPERATING CONDITIONS

reliability, nominal operating conditions should be selected so that operation the following ranges:

STICS	Von	LIN	AITS	UNITS
	, V _{DD}	Min.	Max.	
Range (For T _A = Full Package- Range)		3	18	V
requency, for	5 10 15	della.	2.5 5 5.5	MHz
■dth, t _W	5 10 16	200 90 60	Marine Marine Marine	ns
E Falt Time, trCL, tfCL	5 10 15	UNLI	MITED	47
Setup Time, t _s	5 10 15	230 100 70	-	ns
adıh. t _{RW}	5 10 15	260 110 60	**************************************	ns
Time, t _{rem}	5 10	400 280	- -	ns

CD4017B, CD4022B Types

Absolute-Maximum Values:

RANGE, IVDD VSS Terminal)

GE, ALL INPUTS

ANY ONE INPUT ER PACKAGE IPD)

C IPACKAGE TYPE E)

E C (PACKAGE TYPE E) C (PACKAGE TYPES D. F)

C (PACKAGE TYPES D, F) ER OUTPUT TRANSISTOR

CKAGE TEMPERATURE RANGE (All Package Types) TURE RANGE (TA)

C.F. H

TURE RANGE (Tsig) E DURING SOLDERING

22 inch (1 59 ± 0.79 mm) from case for 10 s max

-0.5 to +20 V -05 to V_{DD} +0.5 V ±10 mA

500 mW Derate Linearly at 12 mW/ C to 200 mW

500 mW Derate Linearly at 12 mW/ C to 200 mW

100 mW

-55 to +125°C

40 to +85°C -65 to +150°C

+265°C

EA	L	C	H/	R	A	CT	ΓE	R	IS	TI	CS

			Values at -55, +25 Values at -40, +2 Values at -40, +2										
	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C) Values at -55, +25, +125 Apply to D,F,H Packages Values at -40, +25, +85 Apply to E Package									
	Vo	VIN	VDD							S			
	(V)	(V)			-40	+85	+125	Min.	Тур.	Max.			
		0,5	5	5	5	150	150	-	0.04	5			
	_	0,10	10	10	10	300	300	-	0.04	10	μА		
	-	0,15	15	20	20	600	600	-	0.04	20			
	-	0,20	20	100	100	3000	3000	-	0.08	100			
	0.4	0,5	5	0.64 0.61 0.42 0.36					1	-			
i	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_	•		
	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-			
	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mΑ		
	2.5	0,5	5	- 2	~1.8	-1.3	-1.15	-1.6	-3.2	-			
	9.5	0,10	10	16	-1.5	-1.1	- 0.9	1.3	- 2.6	-			
	13.5	0,15	15	4.2	4	28	2.4	3.4	6.8	-			
		0,5	5	Address and the second	0	***************************************	0	0.05					
		0,10	10		0	05	_	0	0.05				
	-	0,15	15		0	05		_	0	0.05	V		
	-	0,5	5		4	95	4.95	5	_				
	-	0,10	10			95	9.95	10					
	1100	0,15	15		14	95	14.95	15	-				
Ī	0.5.4.5	-	5		-	1.5		-	1.5				
	1,9		10			3	_		3				
	15.13.5	-	15				-	4	v				
	0.5,4.5	_	5	3.5				3.5			ľ		
	1.9		10	7				7	. –	-			
	1.5,13.5		15			11	-	-					
		0,18	18	±0.1	±0.1	±1	±1 ·	apine	±10 ⁻⁵	±0.1	μΑ		




Fig. 5- Typical output low (sink) current characteristics.




Fig. 6- Minimum output low (sink) turrent characteristics.




Fig. 7- Typical output high (source) current characteristics.




Fig. 8- Minimum output high (source) current characteristics.


17B, CD4022B Types

ELECTRICAL CHARACTERISTICS

 $^{\circ}$ C, Input t_{f} , t_{f} = 20 ns, C_{L} = 50 pF, R_{L} = 200 k Ω

ERISTIC	CONDITIONS		LIMITS				
	V _{DD} (V)		n. Typ	Max.	UNITS		
OPERATION							
Delay Time, tpHL, tpLH	5 10 15	-	325 135 85				
- S41	5 10 15	-	300 125 80	600 250 160	ns		
Decode Out Line	5 10 15	-	100 50 40	200 100 80	ns		
Cock Input Frequency, fCL*	5 10 15	2.5 5 5.5	5 10 11	-	MHz		
Cock Pulse Width, t _W	5 10 15	-	100 45 30	200 90 60	ns		
Fall Time, t _r CL, t _f CL	5, 10, 15	UNI	IMIT				
Schup Time, t _s	5 10 15	 -	115 50 35	230 100 7.5	ns		
tance, C _{IN}	Any Input	-	5	_	pF		
ERATION				1			
Delay Time, tpHL, tpLH Decode Out Lines	5 10 15		115	530 230 170	ns		
Pulse Width, t _W	5 10 15	-		260 110 60	ns		
Removal Time	5 10 15	1	140	400 280 150	ns		

respect to carry output line.



DELAYS MEASURED BETWEEN 50 % LEVELS ON ALL WAVEFORMS

Fig. 9— Propagation delay, setup, and hold time waveforms.




Fig. 10 — Typical transition time as a function of load capacitance.




Fig. 11 — Typical propagation delay time as a function of load capacitance (clock to decode output).




Fig. 12 — Typical propagation delay time as a function of load capacitance (clock to carry-out).





Fig. 13 — Typical dyanamic power dissipation as function of clock input frequency.



power dissipation test circuit.






Fig. 18 - Divide by N counter (N * 10) with N decoded outputs.

When the No decoded output is reached (Nth clock pulse) the S-R flip flop (constructed from two NOR gates of the CD40018) generates a reset pulse which clears the CD4017B or CD4022B to its zero count. At this time, if the Nth decoded output is greater than or equal to 6 in the CD-4017B or 5 in the CD4022B, the COUT line goes high to clock the next CD4017B or CD-4022B counter section. The "O" decoded output also goes high at this time. Coincidence of the clock low and decoded "0" output low resets the S.R flip flop to enable the CD40178 or CD40228. If the Nth decoded output is less than 6 (CD4017B) or 5 (CD4022B), the COUT line will not go high and, therefore, cannot be used. In this case "0" decoded output may be used to perform the clocking function for the next counter.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch)



CD40228H

The photographs and dimensions of each COS MOS chip represent a chip when it is part of the water. When the water is cut into chips, the clearing angles are 52° instead of 90° with respect of face of the chip. Therefore, the isolated cactually 7 mils (0.17 mm) larger in both.

ational emiconductor

Voltage Regulators

Series Voltage Regulators

escription

range of applications. One of these is sulation, eliminating the distribution allow these regulation. The allow these regulators to be used in arrumentation, HiFi, and other solid pment. Although designed primarily regulators these devices can be used apponents to obtain adjustable voltages

Is available in an aluminum TO 3 II allow over 1.0A load current if its right is provided. Current limiting is the peak output current to a safe value, on for the output transistor is provided power dissipation. If internal power less too high for the heat sinking ermal shutdown circuit takes over the compowerheating.

ort was expended to make the LM78XX s easy to use and minimize the number

of external components. It is not necessary to bypass the output, although this does improve transient response. Input bypassing is needed only if the regulator is located far from the filter capacitor of the power supply.

For output voltage other than 5V, 12V and 15V the LM117 series provides an output voltage range from 1.2V to 57V.


Features


- Output current in excess of 1A
- Internal thermal overload protection
- No external components required
- Output transistor safe area protection
- Internal short circuit current limit
- Available in the aluminum TO-3 package

Voltage Range

LM7805C 5V LM7812C 12V LM7815C 15V

and Connection Diagrams







solute Maximum Ratings

Voltage (Vo = 5V, 12V and 15V) nal Power Dissipation (Note 1) Internally Limited ating Temperature Range (TA) 0°Cto +70°C mum Junction Temperature 150 °C (K Package) 125°C (T Package) -65 °C to - 150 °C rage Temperature Range d Temperature (Soldering, 10 seconds) 300 °C TO-3 Package K 230°C TO-220 Package T


ectrical Characteristics LM78XXC (Note 2) 0 °C ≤ Tj ≤ 125 °C unless otherwise noted.


OTPUT VOLTAGE OUTPUT VOLTAGE (unless otherwise noted)				5V 10V			12V 19V			15V 23V		
		T1 = 25°C, 5 mA < 10 < 1A		4.8	5	5.2	11.5	12	12.5	14.4	15	15.6
9	Output Voltage	PD = 15W, 5 mA < 10 < 1A			VIN	5.25 ≤ 20)	11.4 (14.5	12. ≤ V _{IN} ≤ 27		14.25 (17.5	< VIN	15.75 ≤ 301
ı	Line Regulation	I _O = 500 mA	T ₁ = 25 °C ^V ₁ N 0 °C · T ₁ · + 125 °C ^V ₁ N		VIN S	50			120 ≤ 30) 120 ≤ 271			150 ≤ 30) 150 ≤ 30)
40		I _O · 1A	T ₁ = 25 °C			50 > 20)			120 1 ≤ 271	(17.7	s VIN	
			0" : Tj = +125 °C	(8	≤ IN €	25	(16		60 ≤ 221	(20	VIN	
VO	Load Regulati	T ₁ = 25°C	5 mA = 10 = 15A 250 mA = 10 < 750 mA		10	50 25		12	120		12	150 75
			1A. 0°C - T: - + 125°C			50			120	-		150
Ö	Quiescent Current	10 ° 1A	T ₁ = 25 °C 0 °C × T ₁ < + 125 °C			8 8.5			8 8 5			8 8 5
		5 mA - 10 - 1A				0.5			0.5			0.5
0	Outescent Current Change	T _I = 25 °C. I _O < 1A VMIN VIN VMAX			s VIN	1 0	(14 8	s VII	1.0	(17 9	= VIN	1.0
		IO < 500 mA. 0 °C < Tj = + 125 °C		(7 :	€ VIN	1.0 ≤ 25)	(14.5	< Vip	1.0	(17.5	= VIA	1.0 y ≤ 30)
VN Output Noise Voltage		TA = 25°C. 10 Hz = f = 100 kHz			40		75			90		
-VIN	- Rinnie Rejection	f = 120 Hz VMIN * VIN	$\begin{cases} I_{Q} \le 1A, T_{j} = 25 ^{\circ}C \text{ or } \\ I_{Q} \le 500 \text{ mA} \\ 0 ^{\circ}C \le T_{j} \approx +125 ^{\circ}C \\ \le V_{MAX} \end{cases}$	62 62 (8)	80 VIN	< 18)	55 55 (15	72 ≤ VIN	× 25)	54 54 (18.5	70 ≤ VIN	s 28 5)
P _O	Dropout Voltage Output Resistance Short-Circuit Current Peak Output Current Average TC of Vout	T ₁ 25 °C. 1 _C t = 1 kHz T ₁ = 25 °C T ₁ 25 °C			2 0 8 2.1 2.4 0 6			2 0 18 1 5 2 4 1 5		Production of the Control of the Con	2 0 19 1.2 2 4 1.8	
IN	Input Voltage Required to Maintain Line Regulation	T ₁ = 25 °C. 10)· 1A	7.3			14.6			17 7		


NOTE 1: Thermal resistance of the TO 3 package (K, KC) is typically 4°C/W junction to case and 35°C/W case to ambient. Thermal resistan TO-220 package (T) is typically 4°C/W junction to case and 50°C/W case to ambient.


NOTE 2: All characteristics are measured with capacitor across the inut of 0.22 µF, and a capacitor across the output of 0.1 µF. All characteristics are measured with capacitor across the inut of 0.22 µF, and a capacitor across the output of 0.1 µF. All characteristics are measured using pulse techniques (t_W ≤ 10 ms, duty cycle ≤ 5%). Output voltage change changes in internal temperature must be taken into account separately.

Characteristics









New Surper Corre

195-1

10 15 20 25 30 35

INPUT TO OUTPUT DIFFERENTIAL . V



100 125 150

71 C1

