


1988




**NEAR EAST UNIVERSITY
FACULTY OF ENGINEERING
DEPARTMENT OF
ELECTRICAL & ELECTRONIC
ENGINEERING**

SENIOR SPECIAL PROJECT
INSTRUCTOR : Assoc. Prof. Dr. Sənəd Dəltən

**SENIOR SPECIAL PROJECT
INSTRUCTOR : Assoc. Prof. Dr. Enol Bekta**





1988

NEAR EAST UNIVERSITY

FACULTY OF ENGINEERING
DEPARTMENT OF
ELECTRICAL & ELECTRONIC
ENGINEERING

SENIOR SPECIAL PROJECT
INSTRUCTOR : Assoc. Prof. Dr. Senol Bektas

EPROM CONTROLLED

TRAFFIC LIGHTS

of the requirements for the degree
Bachelor of Science

NEAR EAST UNIVERSITY

1994

**EPROM CONTROLLED
TRAFFIC LIGHTS**

© DiCLE ERDEL 1994

All rights reserved. No part of this project may be reproduced, changed, or modified in any form, by any means electronic, pedesnre or otherwise, without the prior permission of DiCLE Erdel.

**BY
DiCLE ERDEL**

A final Project
submitted in partial fulfillment
of the requirements for the degree
Bachelor of Science

**NEAR EAST UNIVERSITY
1994**

© D CLE ERDEL 1994

All rights reserved. No part of this project may be reproduced,
changed, or installed in any form, by any means electronic, pcdesign or
otherwise, without the prior permission of Dicle Erdel.

DEDICATIONS

WITH LOTS OF LOVE TO MY PARENTS

BROTHER, SISTER, RELATIVES

TO ALL MY TEACHERS

TO ALL MY FRIENDS.

The Final Project of DICO F PROJECT
is approved, and is acceptable in quality and form.

DEDICATIONS

WITH LOTS OF LOVE TO MY PARENTS

BROTHER, SISTER, RELATIVES

TO ALL MY TEACHERS

TO ALL MY FRIENDS.

NEAR EAST UNIVERSITY

1994

**EPROM CONTROLLED
TRAFFIC LIGHTS**

The Final Project of DiCLE ERDEL
is approved, and is acceptable in quality and form.

DICLE ERDEL

BACHELOR OF SCIENCE

DEGREE Assoc Prof. Dr. Senol Bektas

NEAR EAST UNIVERSITY

NEAR EAST UNIVERSITY

1994

TURKISH REPUBLIC OF NORTHERN CYPRUS

1994

EPROM CONTROLLED TRAFFIC LIGHTS

I would like to thank my mentor teacher to my supervisor Assoc. Prof. Dr. Sedat Dicleerdel, Dean of the Engineering Faculty, to give an opportunity for me to research and have more knowledge about EPROMS and how to control traffic lights by using EPROMS.

A special appreciation and thanks are extended to Prof. Dr. Mihmet Gurcan, the Chairman of the Department of Mechanical and Electrical Engineering. A truly professor, he had a distinguished career both as teacher and advisor and a valuable support. The leadership and spirit of my teacher, on DICLEERDEL, is supported on every stage of this project.

BACHELOR OF SCIENCE DEGREE

Another appreciation extended that I have had benefit of valuable advice, suggestion and help from my teacher, Assoc. Prof. Dilek Alay.

I extend my deepest thanks to all my friends helped me directly or indirectly, during my studies.

I am indebted to my mother, father, sister and my brother for their support, guidance, encouragement and love. without their support I can not be able to continue my study.

**NEAR EAST UNIVERSITY
LEFKOSA**

TURKISH REPUBLIC OF NORTHERN CYPRUS and to every person of my family for the lasting support, because they respect my studies choice, Electrical and Electronic Engineering.

ACKNOWLEDGEMENTS

I would like to record my sincere thanks to my supervisor Assoc. Prof. Dr. Senol Bektas the Dean of the Engineering Faculty, to give an opportunity for me to search and have more knowledge about EPROMS and how to control traffic lights by using EPROMS.

A special appreciations and thanks are extended to Prof. Dr. Haldun Gurmen, the Chairman of the Department of Electrical and Electronic Engineering. A truly gentlemen, he had a distinguished career both as teacher and advisor and as a practicing engineer. The intellect and spirit of my teacher, colleague, and friend appears on every page of this project.

Another appreciations are extended that I have had benefit of valuable advice, suggestion and help from my teacher, Assoc. Prof. Dogan Akay.

I extend my deepest thanks to all my friends helped me, directly or indirectly, during my studies.

I am indebted to my mother, father, sister and my brother for their support, patience, encouragement and love, without their support I can not be able to satisfy on my study.

Finally, my special thanks to my mother and father and to every person of my family for their everlasting support, because they respect my studying choice, Electrical and Electronic Engineering.

ABSTRACT:

TABLE OF CONTENTS

In this project the traffic lighting control system analyzed and constructed electronically on a four way road.

The priority and durations of lights are obtained from the Traffic Authority of Nicosia. According to the datas the Eprom is programmed in machine language. The counters are used to transfer the contents of the Eprom to the solid-state relays. The relays which are used in this project are optically isolated. All the circuits are installed on a PC board.

1.1 The Basic TTL Logic Circuits	1
1.2 TTL Logic Gates	2
1.3 TTL Logic Circuits	3
1.4 TTL Logic Circuits	4
1.5 TTL Logic Circuits	5
1.6 TTL Logic Circuits	6
1.7 TTL Logic Circuits	7
1.8 TTL Logic Circuits	8
1.9 TTL Logic Circuits	9
1.10 TTL Logic Circuits	10
1.11 TTL Logic Circuits	11
1.12 TTL Logic Circuits	12
1.13 TTL Logic Circuits	13
1.14 TTL Logic Circuits	14
1.15 TTL Logic Circuits	15
1.16 TTL Logic Circuits	16
1.17 TTL Logic Circuits	17
1.18 TTL Logic Circuits	18
1.19 TTL Logic Circuits	19
1.20 TTL Logic Circuits	20
Chapter 2 : Circuit Operation	21
2.1 EPROM Controlled Traffic Light Operation	22
2.2 Power Supply Unit	23
2.3 Solid State Relays	24
2.4 Optically Isolated Relays	25
2.5 Microcontroller	26
2.6 Operation of the Project	27
Chapter 3 : Complexity and Recommendation	28
Appendices	29
A. Circuit Diagrams	30
B. Part List	31
References	32

TABLE OF CONTENTS

	PAGE
CHAPTER 1 : INTRODUCTION	
Abstract	
Table of Contents	
Chapter 1 : Introduction	1
Chapter 2 : Circuit Description	3
2.1 The Basic T74LS90 Decade Counter	3
2.2 T74LS193 Presetable 4-Bit Binary Up/Down Counter	4
2.3 The 2716 EPROMs	9
2.4 Solid State Relays	19
Chapter 3 : Circuit Operation	20
3.1 EPROM Controlled Traffic Lights Operation	20
Chapter 4 : Power Supply Unit	23
Chapter 5 : Conclusion And Recommendation	28
Appendices	29
A. Circuit Diagrams	57
B. Part List	6i
References	63

CHAPTER 1. INTRODUCTION

Nowadays, the control of traffic lights is done by modern advanced systems especially where the traffic jam is high. All these techniques are basically microprocessor controlled. In some places the priority and duration of the lights are obtained by using the special lights or weight transducers which are installed on the road. The dates used in this project are get statistically from the Traffic Authority of Famagusta. As an example the on/off pulse duration of the green light in main road is hold longer than the cross road. If in the future, the priority and duration of lights are want to be changed, the Eeprom should be reprogrammed. This gives a great advantage to the system.

After the getting, of pulse durations, the Eprom should be programmed in machine language. The 27~16 Eprom is used as a 2K byte ROM in project. But only 256 lines are used. The number of lines of Eprom are controlled by the eight bit counter. The counters are directly connected to the address lines of Eprom. The contents of Eprom are then transferred to the solid state relays. The reason of using the solid state relay~ are due to the separating high-voltage circuits from the low-voltage circuits.

CHAPTER 2. CIRCUIT DESCRIPTION:

2.1 THE BASIC T74LS90 DECADE COUNTER

The T74LS90 is high speed 4 bit ripple type counter partitioned into two sections. Each counter has a divide by two section and either a divide by five (LS90), divide by six (LS92), or divide by eight (LS93).

section which are triggered by a HIGH TO LOW transition on the clock inputs .Each section can be used separately or tied together (Q to CP) to form BCD, bi-quinary, modulo-12,or modulo-16 counters. All of the counters have a 2 input gated Master Reset (Clear), and the LS90 also has a 2' input gated Master Set (Preset 9).

LOW POWER CONSUMPTION ... TYPICALLY 45 mW

HIGH OUTPUT RATES TYPICALLY 50 MHz

CHOICE OF COUNTING MODES ... BCD, BI QUINARY,

DIVIDE BY TWELVE ,BINARY.

INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

FULLY TTL AND CMOS COMPATIBLE.

2.2 T74LS193 PRESETIABLE 4-BIT BINARY UP/DOWN COUNTER

The T74LS193 is an UP/DOWN MODUL0-16 Binary Counter .

Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs.

Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for a subsequent stages "without extra logic, thus simplifying multistage counter designs.

Individual preset inputs allow the circuits to be used as programmable counters. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.

• LOW POWER...• 95mW TYPICAL DISSIPATION

• HIGH SPEED.~... .40MHz. TYP CAL COUNT FREQUENCY

• SYNCHRONOUS COUNTING

• ASYNCHRONOUS MASTER RESET AND PARALLEL LOAD

- INDIVIDUAL PRESET INPUTS
- CASCADING CIRCUITRY INTERNALLY PROVIDED
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

The LS161 binary counter and LS162 are identical, with the only difference being

the count sequence generated by the State Diagnostic. Each circuit consists of four master/slave D flip-flops with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

Each flip-flop contains JK feedback from slave to master such

that a LOW-to-HIGH transition on its J input causes the slave, and thus the Q output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all

state changes to be initiated simultaneously. A LOW-to-HIGH transition

on the Count Up line, for example, will cause all four stages to toggle

simultaneously, while a LOW-to-HIGH transition on the Count Down line will cause all four stages to toggle simultaneously.

With one clock input, the other should be held HIGH. Otherwise, the circuit

will either count by $n/2$ or not at all, depending on the state of the other

clock input. If the other clock input is held HIGH, the circuit will count

in the first flip-flop which cannot toggle as long as other clock input is

FUNCTIONAL DESCRIPTION OF T74LS193

The LS193 is Asynchronously Presetable Decade and 4-bit Binary Synchronous UP/DOWN (Reversible) Counters. The operating modes of the LS193 binary counter and LS192 are identical, with the only difference being the count sequences, as noted in the State Diagrams. Each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

Each flip-flop contains JK feedback from slave to master such that a LOW to HIGH transition on its T input causes the slave, and thus the Q output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state charges to be initiated simultaneously. A LOW to HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH. Otherwise, the circuit will either count by twos or not at all, depending on the state of the state of the first flip-flop, which cannot toggle as long as either Clock input is LOW.

The Terminal Count Up (TCU) and Terminal Count Down (TCD) outputs are normally HIGH. When a circuit has reached the maximum count state (9 for the LS192 ,5 for the LS193), the next HIGH-to-LOW transition of the Count Up Clock will cause TCU to go LOW. TCU will stay LOW until CPU goes H GH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the TCD output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the TC outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

Each circuit has an asynchronous parallel Load(PL) and the Master Reset (MR) inputs are LOW, information present on the Parallel Data inputs (P0 ,P3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both Clock inputs, and latch each Q output in the LOW state. If one of the Clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that Clock will be interpreted as a legitimate

the signal will be counted.

The 2716 is also used to determine how

many times a

The total width is 13.34 ns. It has a low power dissipation and electronically programmable random number generation. The 2716 operates from a single

power supply, has a built-in timer mode, and features fast and accurate

source location programming. It makes design with EPLD's easier.

It can be programmed to generate random numbers at different rates and

with different widths. It can also be programmed to generate random numbers

The 2716, with its single power supply and user selectable logic

widths, is ideal for use in the space age performed well

in microcomputing and robotics. In conclusion, I selected 2716-3 and

2716-4 to complete my space age project. The 2716-3 has one

more feature than the 2716-4 which is the ability to generate

random numbers with a built-in timer mode. The 2716-4 does not have this feature.

After the 2716 was selected, the next step was to program the 2716-3 and 2716-4. This was done by using the software provided by the manufacturer. The software is called "2716-3/4 Random Number Generator". It is a DOS based program that allows the user to enter the desired parameters for the random number generator. The parameters include the width of the random number, the number of random numbers to be generated, and the seed value. The seed value is used to initialize the random number generator. The software also provides a graphical interface for viewing the generated random numbers.

After the 2716 was selected,

2.3 THE 2716 EPROM

16K (2Kx8) UV ERASABLE PROGRAMMABLE ROM

The Intel 2716 is a 16,384 bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The 2716 operates from a single 5 volt power supply, has a static standby mode, and features fast single address location programming. It makes designing with EPROMs faster, easier and more economical.

The 2716, with its single 5-volt supply and with an access time up to 350ns, is ideal for use with the newer high performance +5V microprocessors such as Intel's 8085 and 8086. A selected 2716-5 and 2716-6 is available for slower speed applications. The 2716 is also the first EPROM with a static standby mode which reduces the power dissipation without increasing access time. The maximum active power dissipation is 525 mW while the maximum standby power dissipation is only 132mW, a 75% savings.

The 2716 has the simplest and fastest method yet devised for programming EPROMs - single pulse TTL level programming. No need for high voltage pulsing because all programming controls are handled by TTL signals. Program any location at any time - either individually, sequentially or at random, with the 2716's single address location programming. Total programming time for all 16,384 bits is only 100 seconds.

ERASURE CHARACTERISTICS OF EPROM 2716

The erasure characteristics of the 2716 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (A). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000 A range. Data show that constant exposure to room level fluorescent lighting could erase the typical 2716 in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 2716 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 2716 window to prevent unintentional erasure.

The recommended erasure procedure for the 2716 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (A). The integrated dose(i.e., UV intensity X exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage

THE ERASER FOR THE 2716

is approximately 15 to 20 minutes using an ultraviolet lamp with a

12000 W/cm² power rating. The 2716 should be placed within 1 inch of
the lamp tubes during erasure. Some lamps have a filter on their tubes
which should be removed before erasure.

READ MODE OF OPERATION

The 2716 has two read modes, both of which must be
legally certified or factory clean data in the output. One mode
uses the power source and circuitry used for device selection.

Other modes (one of the support options) should be used to read

THE OPERATION OF 2716 EPROM

The five modes of operation of the 2716 are listed in Table 1.

It should be noted that all inputs for the five modes are at TTL levels.

The power supplies required are a +SV Vee and a Vpp. The Vpp power supply must be at 25V during the three programming modes, and must be at 5V in the other two modes.

READ MODE OF 2716 EPROM

The 2716 has t_{VO} control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection.

Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming

that addresses are stable, address access time (t_{ACC}) is equal to the delay from CE to output (t_{CE}). Data is available at the outputs

120 ns (t_{OE}) after the falling edge of OE, assuming that CE has been low and addresses have been stable for at least $t_{ACC} - t_{OE}$.

STANDBY MODE OF 2716 EPROM

The 2716 has a standby mode which reduces the active power dissipation by 75% , from 525mW to 132mW. The 2716 is placed in the standby mode by applying a TTL high signal to the CE input. When in standby mode, the outputs are in a high impedance state, independent of the OE inputs.

OUTPUT OR TIEING FOR 2716 EPROM

Because 2716's are usually used in larger memory arrays Intel has provided a 2 line control function that accomodates this use of multiple memory connections. The two line control function allows for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus connection will not occur.

To most efficiently use these two control lines, it is recommended that CE (pin 18) be decoded and used as the primary device selecting function, while OE (pin 20) be made a common connection to all

devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

Memory devices in the array can be programmed through address pins A₀ and A₁ and "W" can be programmed by data word. The only way to change a bit in a cell is by repeated R/W operations.

The time to program a cell is approximately 100 nsec. The time to change the data in the programming mode when V_{pp} power supply is at 25V and V_{DD} = 5V is 100 nsec.

Address pins A₀ and A₁ must be held at logic 1 when V_{pp} power supply is at 25V and V_{DD} = 5V.

Address pins A₀ and A₁ must be held at logic 0 when V_{pp} power supply is at 12V and V_{DD} = 5V.

Address pins A₀ and A₁ must be held at logic 1 when V_{pp} power supply is at 12V and V_{DD} = 12V.

Address pins A₀ and A₁ must be held at logic 0 when V_{pp} power supply is at 12V and V_{DD} = 12V.

Address pins A₀ and A₁ must be held at logic 1 when V_{pp} power supply is at 12V and V_{DD} = 12V.

Address pins A₀ and A₁ must be held at logic 0 when V_{pp} power supply is at 12V and V_{DD} = 12V.

Address pins A₀ and A₁ must be held at logic 1 when V_{pp} power supply is at 12V and V_{DD} = 12V.

Address pins A₀ and A₁ must be held at logic 0 when V_{pp} power supply is at 12V and V_{DD} = 12V.

Address pins A₀ and A₁ must be held at logic 1 when V_{pp} power supply is at 12V and V_{DD} = 12V.

Address pins A₀ and A₁ must be held at logic 0 when V_{pp} power supply is at 12V and V_{DD} = 12V.

PROGRAMMING OF THE EPROM 2716

Initially, and after each erasure, all bits of the 2716 are in the "1" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The 2716 is in the programming mode when the V_{pp} power supply is at 25V and OE is at VIH. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, a 50 msec, active high TTL program pulse is applied to the CE/PGM input. A program pulse must be applied at each address location to be programmed. You can program any location at any time - either individually, sequentially, or at random. The program pulse has a maximum width of 55 msec. The 2716 must not be programmed with a DC signal applied to the CE/PGM input.

Programming of multiple 2916s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like~inputs of the paralleled 2716s may be connected together when they are programmed with the same data. A high level TTL pulse applied to the CE/PGM input programs the paralleled 2716s.

PROGRAM INHIBIT OF EPROM 2716

Programming of multiple 2716s in parallel with different data is also easily accomplished. Except for CE/PGM, all like inputs (including OE) of the parallel 2716s may be common. A TTL level program pulse applied to a 2716's CE/PGM input with V_{pp} at 25V will program that 2716. A low level CE/PGM input inhibits the other 2716 from being programmed.

PROGRAM VERIFY OF THE EPROM 2716

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify may be performed with V_{pp} at 25V. Except during programming and program verify, V_{pp} must be at 5V.

2.4 SOLID STATE RELAYS

-Having sealed construction with no moving parts, these solid state relays are particularly suited to AC switching applications requiring long life and high reliability. The switching is silent, causes no arcing and is unaffected by vibration and corrosive atmospheres. The control input is optically isolated from the zero voltage switching circuit which produces virtually no H.F interference. They may be operated by PTL open collector outputs. The circuit is nominally open. When an inductive load is to be switched an additional snubber network (e.g. 238-463 for 240 V and 623-~R for 115 V supplies) may be beneficial but the network is mandatory for the dual-in-line and lug-in-pin styles which do not have integral snubber networks. Protection against the effects of transients. The connection of a metal oxide varistor across an inductive load can help to minimise the transmission of transients. Generally no derating is required for lamp loads due to the excellent surge capability.

3.1 EPROM CONTROLLED TRAFFIC LIGHTS OPERATION

The basic circuit diagram and the timing diagram, the sequence of logic are shown in appendix A. As it is seen on the timing diagram, the all required signal and time duration are encoded in machine language. This program is then stored in Eeprom. The total duration or period of one cycle is 129 seconds. The number of address lines are 8. Therefore, the number of address location will be 256. Each address location of the Eeprom should be enable at $129/256$ sec or 0.5 sec. The required clock frequency is 2 Hz. The main idea behind of this machine language is that at each 0.5 second intervals the one period of cycle is encoded. Then the binary numbers are converted to Raxadecimal. The complete Eeprom contents are shown below.

Eeprom List

Address	Hex. Code.	~YRd.	C.Rc4.
0000-0034	84	1 0 0	0 0 1
0035-0040	%8	1 0 0	0 1 0
0041- 0058	90	1 0 0	1 0 0
0059-0064	00	1 1 0	1 0 0
0065- 000C	30	0 0 1	1 0 0
0000- 00E8	50	0 1 0	1 0 0
00E9-00F4	90	1 0 0	1 0 0
00F5-00FF	98	1 0 0	1 0

The main blocks of the system are Divider, Counter, Eeprom, Relay drivers and Power Supply.

The main clock frequency which is used in the system is 50 Hz. This frequency as it is explained before is very high for enabling the contents of Eeprom at each 0.5 sec. The required clock frequency is 2 Hz. Therefore the main clock frequency should be divided by 25. It is used two 7490 TTL IC divider. Each divider divides by 5 and they are cascaded to have 25 division. The 2 Hz frequency is then applied to Up/Down Counter (74193). The counter which is used in the system is 4 bit binary counter. The down is hold at 5 volts and clock input is applied to Up pin. Therefore it counts from 0000 to 1111. When it is reached to maximum count 1111 it returns again 0000 state and will cause to change the state of carry. In order to get 8-bit binary counter the two 74193 TTL IC should be cascaded. The carry output of the first counter is used as an input to the second counter. This enable us to have 8-bit binary counter.

At each clock pulse, the output of the counter is changing and when it is reached to maximum count, all 8-bit returns to zero state.

The 2716 Eprom which is used in the circuit is 2K byte. Only the 256 lines are used. Therefore the output of 8-bit binary counter is applied to the 8-bit address lines of the Eprom. At each setting of the address lines the corresponding data which is stored in the Eprom is transferred to the output. When the 256 lines are completed, it returns again to first address and one period of cycle (128 sec) is completed. These are continuously repeated until the energy of the system is off. The output of the Eprom are feed the solid state Relay's via open collector inverter <7406). Solid state relay's isolate control circuits from hazards associated with high-voltage and high-power circuits. The advantages of separating high-voltage circuits from low-voltage circuits.

CHAPTER ,4. POWER SUPPLY UNIT

POWER REGULATION

The purpose of the power supply is used to convert ac to de current feed the circuit direct current and constant voltage. This circuit mainly consist of six parts these are step down transformers, bridge by power diodes, capacitors, resistances with 7815, 7805, 7915 and LM 317.

The main application of power diodes is as rectifying elements to convert ac to de. Ac is the observation for alternating and de fot direct <constant> current . Electrical power is distributed in "., and.,ac f-form but many industrial.,, processes machines i,1i:::-;electric.al and..most. elec.tr.onic\;equ.i.pments, required de. power supply .for their oper.ation.

As rectifying elements power diodes find application in dc power supplies of electronic equipments in dc supplies.

A very popular form of full-wave rectifier is the bridge rectifier circuit shown in fig 2.1. This circuit enables the full secondary voltage to be effectively impressed across the load and does away with the necessity of using a center tapped secondary winding. The four diodes making up the bridge may be obtained in a unit bloc with two pair connections available for connecting the load and the ac input.

On positive half-cycle ie. when terminal J is positive, diode 01 and 02 are forward biased, current therefore flows to the load along the path J,K,L,M,N on negative half-cycle, J goes negative with respect to N (~N has in fact normally earthen and therefore at zero volt) which forward bias diode 03 and 04 then flows to

L along the path N,L,M,K,J. The ac input voltage and load current and wave forms are sketched in fig 2.2.

In a power supply we need the voltage to be constant. Voltage by using the <IC> which names is 78xx, 79xx, and LM 317 used in power supply unit. It has some advantage over the zener diode stabilizing circuit.

The transistor 1> They are provided with internal current limiting. 2> They are protected internally against

thermal overload. 3> They have low output voltage drop than the thermal output voltage induced across the terminal of the secondary winding in

~exx versions. are fixed positive model. For example a.7815 is a positive 15 volt- model that can provide at least 1 ampere of output current. But the junction temperature when the regulator drop is low enough to avoid overheating.

79xx versions are fixed negative model. The LM 317 models are adjustable positive and 500mA of output.

In many rectifier circuit it is common practical apply the ac input voltage via transformer. We shall therefore starts this subsection with a brief description of the function over transformer. The winding of the input side are known as the primary winding and those on the output as secondary windings. The transformer has the property of stepping up or stepping down the amplitude of an applied ac voltage. If the number of primary turns is N_1 , the voltage is V_1 , then the amplitude of the output voltage induced across the terminal of the secondary winding is

$$V_2 = N_2 / N_1 \cdot V_1$$

where N_2 is secondary winding. When $N_2 > N_1$ ie. a step up situation When $N_2 < N_1$ ie. a step down situation.

Thus by employing transformer with suitable turns ratio $< N_1/N_2 >$. We can select the value of ac voltage amplitude applied to a rectifier circuit. ie. If we are operating from the main where the peak amplitude is root $2A_1/2 \times 240 = 339$ volt < 240 volt mean square rms value o~ the main supply> and we wish to rectifier to a maximum de voltage of 20 volts which has we will soon show m~ans the~secondary voltage amplitude required is 20 volts we would select

$$N_2 / N_1 = V_2 / V_1 = 20 / 339 = 0.06$$

that is the secondary winding would need to have six turn for every loop on the primary.

CHAPTER 5. CONCLUSION AND RECOMMENDATION

The circuit which is used in this project is more versatile and accurate. The reason of using this technique is to get a minimum deviation in the pulses. In addition to that the clock pulse of the system is derived from the mains so that it is synchronized. It is avoided to use RC elements in the timing sections.

Another advantage of the system is that it makes the contents of the Eprom renewable in the long run.


To prevent the system from the interference it should be well grounded. Otherwise the states of lights can be changed.

APPENDIXES: 15-20

EXAMPLE OF COMPUTATION FOR DETERMINATION OF GAP-BEING TEST FROM THE MEASURED DATA

The computation of gap-being boundary intersections and the function of the gap-being boundary intersections have been as follows:

The corresponding observations were obtained as a result of the measurement of the gap-being boundary intersections. The points were biased mean and standard deviation of the gap-being boundary intersections and the gap-being boundaries together with their standard deviations and covariances calculated. The corresponding data can be illustrated as follows.



(a) Measured gap-being boundary intersections

EXAMPLE **Pr~or~Y Xntersect~ons~**
Gap and Lag Acceptance

The operation of priority highway intersections and the function of lag and gap acceptance can be described as follows;

The observations given below were obtained at a priority intersection, the unbiased and biased mean gap and lag acceptances together with their standard deviations and the critical lag can be calculated. The relationships between these values, can be illustrated as follows;

lag or gap class	1	2	3
all decisions	first decisions	all decisions	
number	number	number	
accepted	accepted	accepted	accepted
rejected	rejected	rejected	rejected

0.5-1.4	0	30	0	181
1.5-2.4	0	33	0	168
2.5-3.4	(3)	41	10	105
3.5-4.4	30	26	40	64
4.5-5.4	38	15	52	31
5.5-6.4	10	5	11	11
6.5-7.4	27	3	45	3
7.5-8.4	18	1	25	1
8.5-9.4	15	0	17	0
9.5-10.4	4	0	0	0

The simplest form of highway intersection is where control over the conflicting traffic movements is exercised by assigning priority to a major road stream of vehicles so requiring a conflicting stream of minor road vehicles to give way. This form of control is to be found in a variety of forms ranging from the

simplest Step and Give Way controls to the regulation of the merging action at motorway intersections.

Priority intersections function because minor road vehicles are able to enter or cross the major road traffic stream using the larger headways or gaps in the major road flow. It is generally assumed that minor road drivers waiting to enter the major road make a decision whether to enter a gap in the major road on the basis of the size of the gap. If a driver arrives at a Give Way line and immediately enters the major road then the vehicle would not normally enter a complete gap between two vehicles but only a portion of a gap, usually referred to as a lag. Frequently gaps and lags are not differentiated in traffic engineering practice.

When a minor road driver waits at a stop or give way line then the driver may or may not enter a given gap or lag. If the driver enters, then the driver is said to accept the gap or lag, conversely the driver is said to reject the gap or lag if he does not enter the major road.

Driver reactions vary, some are more cautious than others and the acceleration performance of vehicles also varies; this means that there is a wide range of minimum gaps or lags which drivers will accept. Frequently it is necessary to find the mean value of the accepted gap or lag for all drivers passing through and intersection. As well as determining the mean value, observations can also be used to find the form of the distribution of gap or lag acceptance.

When making observations to determine the mean lag or gap accepted by drivers particular care has to be taken to ensure that the results are not biased by the slower drivers, who will reject many gaps before accepting one gap, in comparison with faster drivers who will reject few gaps before accepting a gap.


Frequently to prevent this bias occurring only the decision of a minor road driver when he first arrives at the junction is recorded. A note is taken of the size of the gap in the major road traffic and whether the driver accepts or rejects this gap. As an alternative all the rejections or drivers are recorded and a mathematical relationship used to determine the unbiased value of the average gap which is accepted.

In early traffic studies of gap acceptance the critical lag was frequently used. This was defined as that lag which had a value such that the number of

rejected lags greater than the critical lag is equal to the number of accepted lags less than the critical lag. The critical lag is by definition a measure of first or unbiased driver decisions and there is a mathematical connection between the critical lag and the unbiased mean value.

T54LS00/T74LS00

QUAD 2-INPUT NANO GATE



GUARANTEED OPERATING RANGES

PART NUMBERS	SUPPLY VOLTAGE			TEMPERATURE
	MIN	TYP	MAX	
T54LS00X	H ₁ V	5.0V	6.5 V	-5°C to 125°C
T74LS00X	4.75 V	5.0V	5.25 V	0°C to +10°C

Max. input voltage is 1.5V above the supply voltage. Maximum output current is 19mA.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
ViH	Input HIGH voltage	2.0			V	Guaranteed Input HIGH voltage
	Input LOW voltage	54°		0.7	V	Guaranteed Input LOW voltage
I _{ih}	Input Clamp Diode Voltage	1.1		0.8	V	Vee" ~ MIN. I _h = 19 mA
	Output LOW voltage		-0.65	-1.5	V	Vee" ~ MIN. I _h = 19 mA
VCO	Input Clamp Diode Voltage	5.11	2.5	3.4	V	Vee" ~ MIN. I _h = 19 mA
	Output HIGH voltage	7°	2.7	3.4	V	Vee" ~ MIN. I _h = 19 mA
V _{OH}	Output LOW voltage	64.74	0.25	0.4	V	Vee" ~ MIN. I _h = 19 mA
	Output HIGH voltage	74	0.35	0.5	V	Vee" ~ MAX. I _h = 19 mA
Vot.	Input HIGH Current		1.0	20 μA	A	Vee" ~ MAX. ViN ~ 2.7 V
	Input LOW Current			0.1 mA	A	Vee" ~ MAX. ViN ~ 2.7 V
I _{ih}	Output Short Circuit Current (Note 3)	-20	-100	-1000 mA	A	Vee" ~ MAX. ViN ~ 0 V
	Supply current HIGH		0.8	1.6 mA	A	Vee" ~ MAX. ViN ~ 0 V
I _{cc}	Supply current LOW		2.4	4.4 mA	A	Vcc ~ MAX. Input Open

(See Page 273 for Waveforms).

AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
tpLH	Turn On Delay, Input to Output	3.0	5.0	10	ns	Vcc=50V
	Input to Output	3.0	5.0	10	ns	C _L =15 pF

NOTES

1. No more than one output should be low during time.
2. Vcc = 5.0 V, TA = 25°C.

T54LS90/T74LS90 DECADE COUNTER

T54LS92/T74LS92 DIVIDE-BY-TWELVE COUNTER

T54LS93/T74LS93 4-BIT BINARY COUNTER

ut. SC. I, 11' TIU N thus f54LSOU/I/4L.S-U. 1841.2/L! / 1/41.2/J/ und
14,1 (iJJi 1/41. SJJ "" luhi pu,u,i 4 int (input: lypit: lypit: cumittis mu,muned trito
H:::JJI, Jivi,Jic ihy " IL:::) ur <Jmi<Ji hy <utti IL(S93) seclito which "" " i, "J(JULE(I
liv a)ICH tu L.UW (tJm:uttiL)II un tht cluL~(inputS>, El,h,h deLUH EJm h~ uSAU
,cne11,,iely lu nciJ lu<Jellu,i () lu CP) to luriin BCD, Li-quinuuy, rmuJnlu 12, ui
""Jnlu 1 b cumittis. All ut ihu cuuru ei s hunc d 7 murnt yJh,d MJ>cr fesui (Chm*I*
unJ the EMO >u inJS d 2 input CJC Master Set (Prcse 1 9).

- LOW POWER CONSUMPTION . . . TYPICALLY 45 mW
 - HIGH COUNT RATES . . . TYPICALLY 50 MHz
 - CHOICE OF COUNTING MODES . . . BCD, BI QUINARY, DIVIDE BY TWELVE, BINARY
 - INPUT CLAMP DIODES LIMIT HIGH SPEED TIMING EFFECTS
 - TTL AND CMOS COMPATIBLE

f'lrJ NM,1tS

Clock (Active LOW going edge) Input to
2 Section

LOADING: IN use until
11(j) (OW)
300 L

Ar.ti.vu.l U'V iuny. c:dic. li.
St:tium (I ~-U). ti st:tum. IL-

I U \J L | . . . , (J \V) L

CluL~ {AchT!c: U VJ lJUlllJj c
lj ~cLllJH {I,-/jJ) }



I (J.L.J.) I U U.I

MS ₁	MS ₂	M.i>li; ~i:t.(Pic-c.i IJ. LSUUU Jiq;-it)
~i		Unq.un In,mn .L Section In,ic, II
NJ (J. UJ		IInput. In,mn .5 ll.S!ltdl. ti il Si.l H S!p! (pic tum) (Note: til

U 5 U.L. - U 2-5 I) 1
10 'IJ,L. 5(251UL
1 Ot; L. 5(i 51 U L


FACULTY

a H_2O (water) has a higher density than H_2S (hydrogen sulfide) because the oxygen atom has a greater nuclear charge than the sulfur atom.




$$VLL = \ln(\frac{D}{J})$$

LSc!2



$I \in \{I, II, \sim\}$

L593




Nt.: $\text{Psim} \approx \text{ti. } /, \text{ ij}$

LS90 • LS92 ~ LS93

LOGIC DIAGRAM

LS90



O = Pit Nurib@rl

Vcc;cor,n5

cr,gli = Pin 10


criNrJEC Tf(N) Irl\c;nAM

(*)P ii vif w

NC = No Internal Connection

LOGIC DIAGRAM

LS92



O = Pit Nurib@rl

VCC = p,, 5

(NO) = Pin 10

CCINN:CTION DIAGNAM


DIP I JI VI [V.I]

jJ

PJC = Nn Impedance r,rHIP<rl(n)

LOGIC DIAGRAM

LS93



I-J = IM fJmhrA

VCC = P,n S

<NI) = n, r,J

CONNECTION DI/\(-nAM

DIP i JI VI [V.I]

jJ

-1

NC = No Internal Connection

LS90 G LS92 a LS93

JUNCTIONAL DESCRIPTION - The LSUO, L~2, inJ, L.S93 are d,t,it trip! type L)ec;+he, Cfr,(inJ,tv-Tw-!v!. unJ t,J,ii,y Cuunter s esect ivetv. Each device consists of four rclister,luve (trip-th)pS :...itui:hue IIIIII:rrrly t_-,rrri-c!-do .. vi,lc J, rrivule JI; vvv section ,inJ a urvieuvtive (LS901, Jivid,:-Jy-six (L.S921, ui dlv-Je-hv "Jit L-SJ) >ei,tnu. t,.,l, ,ccnum hei; a si:p,rate clock in,nu whndi iniiares siate ch,anycs ut the cuunt,i un tie !1C1C1-tu-L)W clock t,Jii)tiun. Stdt:, i,hünycs of iht: O ouf put s du nut occur sjru llaneou slv IJCC-Hi c: of rite rclisti,Ji,le ilöL..1ys. Tb ere tօre, in, ultd ou luu t)ijilds are subject to L1t:codinu sp ikes and shiuuld nof bic used fur cloc+s an ViHics. Ti,_E (Jo unput üf c,cl,i leviue is Jusiyu"J ,inJ Spt,ciited tu drive the ilölt:d t,m out plus ine CPI unput ut the devue.

\ JcnL'd A-JU c1syndirunuu, M..slcl Restl !\1Hi•MH2! is proviJeJ.J unt ill cuumii:is i-vlin:li .iveinJes Jni.F clo ck s anJ ,,,e11 kie,11) ull n.c tnu-•lous. A ua-l-tecJ ,ANO dsyndirunous Milster Sei IMS1•MS2) is piivid.:J unt the LS90 wh ic: "vi..:m,les the cluck, und tie MR inputs anJ sets he ouput's tu nine OIL.I.HI.

...mu: itu: unput fruin,th~ div ide-bv-two sec uon is nut intr:ndlly cunneclid ~u thi: succeem^J si,nes. the devices may be ipcr attid ill vur ious count HJJ rncies ..

L 590

A [lCU Decode (cl-1711) :u,uncke .. rni CP] mpu rmu tie t,tt,ridily cur mect ed tu the Clu unpm The CPo 111ph[n,cerveS the mcpn,m- cuunt d/10 a BCD count sequence i; pr ouiceu.

II, ..., net, ..., I. If qum_{i+1} Divide 1:h:teri Counter - The 03 output rnu_{i-1} be externally cuincciau tu the 60 iripul. The 1,pu(1,Jltfl 1, tucn dphled tu me CPl input dIJI if divik-hv te n 141Jdftl WdVe n Olliidifld if output ciu.

^{1.} Jivin~ Jy I wu o:nJ Uividn.Uy F're. Couuer - No ex ternat intercunnei;piuni dit icqunieJ. Tti- tii a t,v ne'o ic u-ed as a l,moy elemci, tor the Jivin.Jci bytwo tunicuci (CP0 at thi input anJ OO d- the ouruu i- lie (P) mrimi „ used tu Obtain l,i,i,y JiviJe. Iv live up:<>olun dl rhe O3 uupur.

1 : , 'JI

A 17-bit J/U/JLJL Divide & Rotate Counter - The CP_1 input must be externally connected to the Q_0 output. The CP_0 input must be connected to ground.

Two divide by six up to division of 03 output

L S'JJ

The output (\sim) mode tells the controller to input CPT. The input word is supplied to input (J) and output (D) of L, A, T, and 16 parallel port terminals of the Oo, U1, N, and O~ pins, respectively, in the word register.

**LS90
MODE SELECTION**

RESET/SET INPUTS				OUTPUTS			
MR ₁	MR ₂	MS ₁	MS ₂	Q ₀	Q ₁	Q ₂	Q ₃
H	H	L	X	L	L	L	L
H	H	X	L	L	L	L	L
X	X	H	H	H	L	L	H
L	X	L	X	Count			
X	L	X	L	Count			
L	X	X	L	Count			
X	L	L	X	Count			

H • HIGH Voltair., Lowl

L • LOW Volt.no., Lev..

X • Don't Care

**LS92 AND LS93
MODE SELECTION**

RESET		OUTPUTS			
Mn1	Mn2	no	01	112	03
I	H	L	L	L	L
L	H	(H)iff			
H	L	C(ount)			
L	L	C(ount)			

H • HIGH Voltair., Lowl

L • LOW Volt.no., Lev..

X • Don't Care

**LS90
BCD COUNT SEQUENCE**

	OUTPUT			
	O0	O1	O2	O3
1	L	L	L	L
2	H	L	L	L
3	L	H	L	L
4	H	H	L	L
5	L	L	H	L
6	H	L	H	L
7	L	H	H	L
8	H	H	H	L
9	L	L	L	H
10	H	L	L	H
11	L	L	H	H

NOTE: Output O0 is corrected to Input 0 for 8CD count.

LS92
TRUTH TABLE

COUNT	OUTPUT			
	O0	O1	O2	O3
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
J	H	H	L	L
4	L	L	H	L
5	H	L	H	L
0	L	L	L	H
1	H	L	L	H
8	L	H	L	H
9	H	H	L	H
10	L	L	H	H
11	H	L	H	H

Note: Output O0 is corrected to Input 0 for 8CD count.

LS93
TRUTH TABLE

JO	...I	N	N	N	Q3
1	I	L	L	L	L
2	L	H	L	L	L
J	I	H	I	L	L
4	L	L	H	L	L
5	I	L	L	H	L
fj	I	H	I	I	L
7	I	I	I	H	L
8	L	L	L	H	H
9	I	L	I	I	H
III	L	I	I	L	H
11	I	I	I	L	H
12	I	I	I	I	H
I;I	H	L	H	I	H
I-I	I	I	I	I	H
I-)	I	I	I	I	H

Note: Output O0 is corrected to Input 0 for 8CD count.

Absolute Maximum Ratings (above which the useful life may be impaired)

Storage Temperature

C, "C, 0, 150°C

C, "C, 10, +175°C

Temperature (Ambient) Under Bias

0.5 Vmax + 10°C

VCC from functional Ground Pin

0.4 V max 15 V

Input Voltage (dc) for CP

10 mA (0.1-0.3 mA)

Input Current (dc)

0.5Vdc+10V

V_{IL} to V_{OL} Applied to Outputs (Output HIGH)

• SOA limit

Output Current (dc) (Output LOW)

Input Protection: V_{IL} to V_{OL} or input Current limit is limited by DIPICP2 thru Q₀, Q₁

LS90 • LS92 • LS93

GUARANTEED OPERATING RANGES

GUARANTEED OPERATING RANGES		SUPPLY VOLTAGE (Veci typ)	TIMPEAATUHE		
PI,HI	NUMHEHS	MIN. - 1	MAX		
T!..14LS90X flj4LSD2X		4 5 V	50V	5 5 V	55°C to +125°C
Tt:>1L.S9JX					
T/4LS90X		4 75 V	10V	5 25 V	0°C to +10°C
T /41. SD2X					
T/41SD3X					

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE: (unclassified)

SYMBOL	PAHAMEFEH	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	E 20			V	GND, ant-t,d, Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54 74		0.7 0.0	V	GND, eJ Input LOW Voltage for All Inputs
V _{CO}	Input Clamp Diode Voltage		0.65	1.5	V	V _{CC} ~MIN, hN~0mA
V _{OH}	Output HIGH Voltage	54 14	2.5 2.7	J4 3.4	V _{IN}	V _{ee} ~ MIN. V _{OU} ; -400 µA ~ V _{NI} ~ V _{IL} per Truth Table
V _{OL}	Output LOW Voltage	64, 74 74	0.25 0.35		V	I _o ~ 1 ~ mA V _{ee} ~ MIN. V _{IN} ~ V _{IH} 0 I _o ~ 0.0 mA V _{IL} per Truth Table
III	Input HIGH Current					
	MS, MA			20	µA	V _{CC} = MAX. V _{IN} = 2.7 V
	CPO			120	µA	
	CP1 u SSN			40	µA	
III	CP1 t S90, LS921			80	µA	
	MS, MR			0.1	mA	V _{CC} = MAX. V _{IN} = 5.5 V
	CPO, CP1 t S93!			0.4	mA	
	CP1 (LS90,tS92)			0.8	mA	
III	In51ut tOWCuktll					
	MS, MA			0.4	mA	V _{CC} = MAX. V _{IN} = 0.4 V
	Cro			7.4	mA	
	CP1 (S1J3)			1.6	mA	
OS	fp, (IS90, LS921)			1.2	mA	
	Output Short Circuit	-20		100	mA	V _{CC} = MAX. V _{OUT} = 0 V
	Current (Nute4J)					
	Power Supply Current		9	15	mA	V _{CC} ~ MAX.

THE LIES

1 CundiUum Iv, 1-1)JH.o, thonn in the talilit, ar-choito to ;...irant• ou'reion under .wifit „c“ corInJ,noni:
1 lh• specifict LIMITS rep,eum, the „vv..11 c'eu“ value to, the pa,n,u. Since ihthe „wo..11 eeh“ .-iluet normally occur II thi
ieiniu,:;u,i iiii mylly volt,tl-1.u.emhi. •LKJ•t,uml noewi irn,nuuyi .nj gurjl tending can be „hievied Lv „Ita:euing ihi::ollo:able litem

on, c.; • II"Q renJ"Ji.
rypH - tuun- - - Vee. 50 V, TA. 2!)C. ~nd inaiffiHf1 104!Jiny

Not inon i ih•ui onir ouiu,ui i should tle thor 1,J ••a min..

T54LS192/T74LS192
Op.t:-sr-TABL, c. BCD/Dr--AD...
UR/DOWN COUNTER

T54LS193/T74LS193
PRESETTABLE 4-BIT BINARY
UP/DOWN COUNTER

DEFINITION - The T54LS192/T74LS192 is an UP/DOWN BCD Decode [84'21] Counter and the T54LS193/T74LS193 is an UP/DOWN MODULO-16 Binary Counter. Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs.

SCHEMATIC CIRCUIT - The T54LS192/T74LS192 Count Down outputs are provided which are used as the clocks for subsequent stages without extra logic, thus simplifying multistage counter design. Individual preset inputs allow the circuits to be used as programmable counters. Both the Parallel Load (PL) and the Master Reset (MR) inputs synchronize overdrive the clocks.


- LOW POWER, .95 mW TYPICAL DISSIPATION,
- HIGH SPEED ... 4.0 MHz TYPICAL COUNT FREQUENCY
- SYNCHRONOUS COUNTING
- ASYNCHRONOUS MASTER RESET AND PARALLEL LOAD
- VISUAL PRESET INPUT:
- CASCODING CIRCUITRY INTERNALLY PROVIDED
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES


	LOADING (Note 1)	
	HIGH	LOW
CP _U	0.5 U.L.	0.25 U.L.
CP _D	0.5 U.L.	0.25 U.L.
MR	0.6 U.L.	0.25 U.L.
PL	0.5 U.L.	0.25 U.L.
P ₊	0.6 U.L.	0.25 U.L.
O ₀	10 U.L.	5(2.5)U.L.
i ₀	10 U.L.	5(2.5)U.L.
fcu	10 U.L.	5(2.5)U.L.

NOTES:


- 1 U.L. Unit Load (0.1...1 < 10 mA HIGH/1.6 mA LOW)
- The Output Load Factor is 2.5 U.L. for MILITARY (541) and 5 U.L. for COMMERCIAL (741)
- Temperature Range: -55°C to +125°C



CONNECTION (DIP V_{CC} AM)
DIP 16Pin




STATE DIAGRAMS




T54LS192/T74LS192 • T54LS193/T74LS193

LOGIC DIAGRAMS

LS192



LS193



VCC • Pin 16

GND • Pin 8

Ü • Pin Number

T54LS192/T74LS'192 o T54LS193/T74LS193

FUNCTIONAL DESCRIPTION Tl" L';l'l" a11rl 1.S 193 a1l' l'svnl llo11,111-iy'esrtt;til" lli'la'eole ,11d a,n,i Rinalv
\$y11diiniiis ur:DOWN (R>v,>is;lill')C:niiutris Thl nppiatuHJ modi><:f sig7 rlf;r;idf>(1)•1111<1 :mol ilie i siii.1
hinaly cniini-r ar- id<'ntiral, with thP. only tiilh-r(rWf o hm-11qg itu-,;nnn(~-q,wnrc,C) is not'd] iii tt" -r,rlr;)m(J;im- F'di
:ii:iiii roniam- [r u r nia~P.r/s:l;iv flir,-flOr,\ w th intral [l,utinq ,1,1d q,l-r,nq, 1 nqic l,, p1v,u,1, m,i,rnor m,nf itdividui.l
prrs>t, rount ip ,11,il chur1t down opEjration~

Each flop contains JK flip-flop from state to state such that a LOW to HIGH transition will raise its slave, and thus, the output to change state. Synchronously, it will be asserted in parallel to the previous driving the D flip-flop. The pointers (n, l, s, q) from a counter will count the inputs and increment counter until the limit is reached. It is assumed that the changes to be initiated immediately. A LOW to HIGH transition in the counter will add one to the value. A similar situation is the counter down input will decrease by one by the VLSI technology. With each clock pulse, the output, which is held high until HIGH. Otherwise, the output will switch to zero when the counter reaches its limit. The alternate output, which is connected to the clock input of the first flop, will cause it to toggle between 0 and 1.

TlP ~<.111\III.Cu,iii IJ.+(T(u) and T)fifinal :011111 DnwII (TCu) oiiiior ,nr 11niii.1lv1111;11 111,rr ,drc, li,c "o,!"
 i:, maxiiiiii roint state (9 for tlr> LS197, 1 for iii t.S193). itw ,,,i III;H " LOW 11;"", ,I
 will cisis TCu lo qn l.(W. TLU will smv IJ/IJ uiii CPu (JIII'Sill(iii qipiri. ilii rff,*1!,vfi- r,*,ir",, .,.,..,.
 but ilrl,ivr,ci by two clair rle;sys Sunil arly. tis< TCo ,n,uuu will qo LUV wliPII lie cirini , " tis< lein II,IP ,,,i ""
 Oririw yl,d: qo=s LOW. SiricP.thr. TC outputs rPpi>-tliP clock w;iv'lfiuum, ih"! ,,,11 ll" tiseris ilio, ;,,i, o1,i,,i ..,qiiis.11
 (h, ,h-t :111,jlPr (rjg) Cill:lit 111 a nultitacr C()l/fliPr

Each $r_{irc,lt}$ has an asynchronous parallel load capability permitting the counter to be loaded with the value of $r_{irc,lt}$ whenever the $r_{irc,lt}$ and the Master Reset (MR) inputs are LOW. Information present on the parallel data inputs $l_{10..F3}$ is latched into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master reset input will disable the preset gates, override both Clock inputs, and latch each of the four bits of the $r_{irc,lt}$ register. A LOW signal on the Master reset input will enable the preset gates, override both Clock inputs, and latch each of the four bits of the $r_{irc,lt}$ register.

MODE SELECT TABLF.				MODF
MR	PL	CPU	cr0	
H	X	X	X	fif<=t (lsviii)
L	L	X	X	ff P<PT (ASR1VII)
L	H	H	!!	Nm (l;mqP
L	H	f	It	Comm. Itm
L	H	!!	f	(-im l) bswit

• I. OVV Volf-Qf'l I_Pvt'l

II ~ HI(1H | VolFitQP | PVPP)

X - On,1·1 f;.,.,.

f' - LOW in tltGH Cine~. Ti,i"'"

~~ABSOLUTE MAXIMUM RATINGS~~ (above which the user may incur damage)

...': Sthfaq~ Temperature

Tr-mmer aiur e (Ambient) Under Bias

Vee Pin Potential to Ground Pin

- input Vol taqe (del)
 - Iupiit Current (del)

Vnlt-qc Applir.d to Outputs (Output HIGH)
Output Curi,nt (de) (Output LOW)

¹³C in ¹⁷O¹⁸C

55' C « 175' C

05Virus/QV

0.1 V to 1.0 V

2 μl/L 5.0 ml

(1SVIII10) V

+50 mV

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (VCC)			TEST CONDITIONS
	MIN	TYP	MAX	
141; 1JX 141; 1U1X	4.5 V	5.0 V	5.5 V	0.5°C to +75°C
141; 1U1X 141; S1JJX	4.75 V	5.0 V	5.25 V	0°C to 10°C

* Package type, D for Ceramic Dip, B for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

PARAMETER	PAARMELER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	20	9	10	V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	74	-0.4	0.8	V	Guaranteed Input LOW Voltage
V _{CD}	Input Output Voltage	2.5	3.6	15	V	
V _{OH}	Output HIGH Voltage	54	2.7	3.4	V	V _{IN} ~ V _H to V _L , Truth Table
V _{OL}	Output LOW Voltage	54, 74	1	1	V	V _{IN} ~ V _H to V _L , Truth Table
I _{II}	Input HIGH Current	0.0	0.1	0.2	μA	tVcc-MA(I _{IL} 's -27V)
I _{IL}	Input LOW Current	0.4	0.4	0.4	mA	V _{IL} = MAX, V _{IN} = 0V
I _{OS}	Output Short Circuit Current (uncorrected)	-2	100	100	mA	V _{CC} = MAX, V _{out} = 0V
I _{CC}	Supply Supply Current	19	34	34	mA	V _{CC} = MAX

1. Maximum input current, now known in the chip, can be taken as the "worst case" condition. Estimated value is 0.2 mA.
2. The maximum current is 0.4 mA, the "worst case" value for the package. Similar to 1, but less than 0.4 mA. This is due to the fact that the current is limited by the diode between the V_{CC} and ground pins.
3. The value of the input voltage V_{CC} is 5.0 V, TA = 25°C, 4mA (fHc, un, hi, dim).
4. Normal mode thermal voltage input short circuit current is 100 mA.

m--r--n

Al 25°C when mounted on a heat sink 1 CW 10/25 A, 0.5 C 45 A	Units	346-671	348-431	349-692	346-384	348-598	346-902	352-890
CONTROL CIRCUIT								
V _c Input voltage range - max.	V	3.8 to 32V d.c.	3 to 25V	3 to 25V	3 to 25V	3 to 25V	3 to 25V	3 to 25V
Z _c Nominal input impedance	kΩ	1.0		1.5		1.5	1.0	1.0
V _m Must-operate voltage	V	3.8		3.0		3.0	3.0	3.0
V _{re} Must-release voltage	V	1.3		1.0		Q _{FB}	Q _{FB}	Q _{FB}
t _r Response time - max. at 50 Hz	ms		10 (1/2 cycle)		10 (1/2 cycle)	10 (1/2 cycle)	10 (1/2 cycle)	10 (1/2 cycle)
LOAD CIRCUIT								
Output devices								
I _m Load current - max.	A r.m.s.	1	2.5	4.0	6.3	10	15	25
V _m Load circuit voltage range	V r.m.s.	28 to 280	28 to 280	28 to 280	28 to 280	28 to 280	50 to 530	50 to 530
I _m Single cycle peak current overload	A pk	85	115	150	200	250	300	350
I _m Minimum recommended load current	mA r.m.s.	20	50	100	50	100	150	200
I _{leak} Off-state leakage current - max.	mA r.m.s.	10	25	50	75	100	125	150
I _f For fuse selection - 10 ms	A/S	5	36	66	30	66	450	310
V _i On state volt drop - max.	V pk			1.6	1.25	1.25	1.25	1.25
dV/dt Critical rate of rise of voltage - min.	V _{pk}		200	50	200	50	50	50
dV/dt Commutating Snubbed for 0.5 PF		no		no	no	no	yes	yes
V _{pk} Peak repetitive off-state voltage - min.	V pk	400	600	400	600 or 800	600	800	600
GENERAL								
V _s Isolation voltage input to output	kV r.m.s.	2.5	10	25	50	100	100	100
V _{so} Isolation voltage input/output to base	kV r.m.s.							
T _o Operating temperature range	°C	-40 to -100	-10 to +80	-40 to -100	-10 to +80	-50 to +100	-20 to +80	-40 to +80
F _o Operating frequency range	Hz	47 to 70	41 to 63	10 to 440	10 to 440	47 to 63	47 to 63	47 to 63
θ _{jc} Thermal resistance (°C/°ja)	°C/W	60.0*		11.0	11.0	4.1	1.1	0.9

† Constant current input

16K (2K x 8) UV ERASABLE PROGRAMMABLE EPRJM

- Fast Access Time
 - 350 ns Max. 2716-1
 - 390 ns ~ax. 2716-2
 - 450 ns Max. 2716
 - 490 ns Max. 2716-5
 - 650 ns Max. 2716-6

12 Single + SV Power Supply

- Low Power Dissipation
 - 525 ffW Max. Active Power
 - 132 mW Max. Standby Power


The line-up 2716 II" 16,384 bit ultraviolet erasable and electrically programmable real-only memory (EPROM). The 2716 operates from a single 5-volt power supply, has a static standby mode, and features fast binary address location programming. It compares favorably with EPROMs in cost, easier and more economical.

II, I 17.16, with its single 5 volt supply and with an access time up to 350 ns, is ideal for use with the newer high performance microprocessors such as Intel's 8085 and 8086. A selected 2716-5 and 2716-6 are available for slower speed applications. The 2716 is also the first EPROM with a static standby mode which reduces the power dissipation without increasing access time. The maximum active power dissipation is 525 mW while the maximum standby power dissipation is only 132 mW, a

The 2716 has the simplest and fastest method yet devised for programming EPROMs - single pulse TTL level programming. No need to hiyt vultöjti pulsing because all programming controls are handled by TTL signals. Program any location at any time, even individually, sequentially or at random, with the 2716's single address location programming. Total programming time for all 16K bits is only 100 seconds.

Inputs and Outputs TTL Compatible during Read and Program


- Completely Static




Refer to 21J2
Lota sheet tor
aptli fles;4tuns

PIN NAMt:S

A ₀	A ₁₀	ADDRESSES
C/P/GM		CHIP ENABLE/PROGRAM
OE		OUTPUT ENABLE
O ₀ , O ₁		OUTPUTS



BLOCK DIAGRAM



PROGRAMMING

The programming specifications are described in the Data Catalog PROM/ROM Part Number **SN74LS191**.

Absolute Maximum Ratings


Temperature Under Bias	-10°C to +50°C
Storage Temperature	-55°C to +125°C
All Input or Output Voltages will float relative to Ground	IGV in -0.1V
Voltage Supply Voltage with Resistor to Ground During Program	•2G.5V to -0.3V

COMMENT Stipulations at the time of licensing must be "true without being untrue or false only in part." This means that if a statement is untrue or false in any part, it is untrue or false in its entirety. A license may be issued only if all stipulations are true and accurate.

DC and AC Operating Conditions During Read

211&-2

2115-5






READ OPERATION

O.C. and Operating Characteristics

Symbol	Parameter	Limits			Unit	Conditions
		Min.	Typ. ^[3]	Max.		
I _L	Input Load Current			10	μA	V _{IN} = 5.25V
I _{LO}	Output Leakage Current			10	μA	V _{OUT} = 5.25V
I _{pp} ^[17]	V _{PP} Current			5	mA	V _{PP} = 5.25V
I _{CC1} ^[21]	V _{EE} Current (Standby)		10	25	mA	C _E = V _{DD} , G _E = V _{IL}
I _{CC21II}	V _{CC} Current (Active)		57	100	mA	G _E = G _{CE} = V _H
V _{IL}	Input Low Voltage	-0.1		0.8	V	
V _{IH}	Input High Voltage	2.0		V _{CC} +1	V	
V _{OL}	Output Low Voltage			0.45	V	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage	2.4			V	I _{OH} = 400 μA

NOTES: 1. Vee must be npLHtD, simult., nr. ou. clry or hP.loe. Vpp and i-rrHnVn simul., UIAOUSy nr. glIP,f Vrr-
 2. Vpp may be connected directly to Vee except during proq, unimitt-. Thr. suottiv r:um:m: wmlhl h:ru:h h:ro: g:od nf ICC
 3. Typical val/uP, fare for T\m", 2S"C and nominal u suotiv' t:u:t:l Jf's.
 4. This pareme ter is only sample1 and is not 100% tP.Sted.

Typical Characteristics



A.C. Characteristics

Symbol	Parameter	Limits (ns)								Test Conditions	
		2716		2716-1		2716-2		2716-5			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
t_{ACC}	Address to Output Delay	450		350		390		450		450	$\bar{CE} = \bar{OE} = V_{IL}$
t_{CE}	CE to Output Delay	450		350		390		490		650	$\bar{OE} = V_{IL}$
t_{OE}	Output Enable to Output Delay	120		120		120		160		200	$\bar{CE} = V_{IL}$
t_{OF}	Output Enable High to Output Float	0	100	0	100	0	100	0	100	0	$\bar{CE} = V_{IL}$
t_{OHF}	Output Hold from Addresses, CE or OE Whichever Occurred First	0		0		0		0		0	$\bar{CE} = \bar{OE} = V_{IL}$



Capacitance [4] TA = 25°C, f = 1 MHz

Symbol	Parameter	Typ.	Max.	Um~	Cooling
C_{IN}	Input Capacitance	4	6	μF	V _{IN} = 0V
C_{OUT}	Output Capacitance	8	12	nF	V _{out} ~ 0V

A.C. Test Conditions:

Output L-ad: ↑ T T'L ~atti iiiHI Cl ~ 100 μF

Input Rise and Fall Times: ,20 ns


Input Pulse Levels: 0.5V to 2.2V

Tiny Measurnen Reference Level:

Inputs IV and 2V

Inputs 1V and 2V
Outputs 0.8V and 2V

A.C. Wmietorins | 1)



- | | |
|-----------|--|
| 1. "JT!c. | Vee mu-I IH:t-pu:mua:muminttovly o, beton., Vpp onTJ temovU umulln•olnly o, tifiu Vpp.
Vpp+IIVU lit. i:unnttlu, Juiritely to Vee ttxc.m, On IIJ pto:u-nmnoy. Thtt,upplv currenl would ihtn lJd thit hJH of 'CC c.oi lppi. |
| L | J, upic n. lmlutti:of tor TA + 25°C ana mnhkunlii uprly vulto:jai. |
| J, | IH>Vdha:nttu, it only unplittu urnJ "not" 100- toti:U. |
| 5, | On m, Y l> Jaliyic J up tu IACC - 1(O, Hl) h.Hing allil of CE wtutul imp-LOn IACC. |
| G | IOT il.uudhud frin OC or CE. w,hu,hev u:cun turl. |



LINE-POWERED SUPPLY




TO HOUSEHOLD LINE

CAUTION: ALL CONNECTIONS THAT CARRY LINE CURRENT MUST BE INSULATED OR ENCLOSED! DISCONNECT POWER WHEN SERVICING!

F1: FUSE
(SELECT TO MATCH CURRENT RATING OF T1.)

PRIMARY
120 VAC



F1

S1
SPST POWER SWITCH


T1: POWER TRANSFORMER

SECONDARY
6.3 TO 25 VAC




(CURRENT RATING MUST EXCEED MAXIMUM OUTPUT)

B1:
1 TO 4 AMP
BRIDGE
RECTIFIER
RATED FOR
AT LEAST
2 X SECONDARY
VOLTAGE OF T1.



(FRONT)



7805 - 5V

7812 - 12V

78XX 7815 - 15V

C1

C2

C1, C2 - 1,000 μ F

35 VDC

1

78XX 2

3
















C3 V_{OUT}
0.1 μ F


ATTACH
HEAT SINK
TO METAL
TAB IF NECESSARY

48


=

2 • CMOS ENTEGRELER







4020




p




40CO -1010




4035



41040




•10~2




4016




4047




4049




<ISO




4051




4056



40GO




4054



4060


CMOS 4017		SINUS DEGENERER		KARAKTERISTIK DEGENERER	
Jt	J	S	Pin	Pin	Pin
1	i ~ X	1	~	~	~
2	r	2	~	~	~
3	j	3	~	~	~
4	lt	4	~	~	~
5	Hh	5	~	~	~
6	f, l, 1	6	~	~	~
7	0, 8, 9	7	~	~	~
8	10, 11	8	~	~	~
9	12, 13	9	~	~	~
10	14, 15	10	~	~	~
11	16, 17	11	~	~	~
12	18, 19	12	~	~	~
13	20, 21	13	~	~	~
14	22, 23	14	~	~	~
15	24, 25	15	~	~	~
16	26, 27	16	~	~	~
17	28, 29	17	~	~	~
18	30, 31	18	~	~	~
19	32, 33	19	~	~	~
20	34, 35	20	~	~	~
21	36, 37	21	~	~	~
22	38, 39	22	~	~	~
23	40, 41	23	~	~	~
24	42, 43	24	~	~	~
25	44, 45	25	~	~	~
26	46, 47	26	~	~	~
27	48, 49	27	~	~	~
28	50, 51	28	~	~	~
29	52, 53	29	~	~	~
30	54, 55	30	~	~	~
31	56, 57	31	~	~	~
32	58, 59	32	~	~	~
33	60, 61	33	~	~	~
34	62, 63	34	~	~	~
35	64, 65	35	~	~	~
36	66, 67	36	~	~	~
37	68, 69	37	~	~	~
38	70, 71	38	~	~	~
39	72, 73	39	~	~	~
40	74, 75	40	~	~	~
41	76, 77	41	~	~	~
42	78, 79	42	~	~	~
43	80, 81	43	~	~	~
44	82, 83	44	~	~	~
45	84, 85	45	~	~	~
46	86, 87	46	~	~	~
47	88, 89	47	~	~	~
48	90, 91	48	~	~	~
49	92, 93	49	~	~	~
50	94, 95	50	~	~	~
51	96, 97	51	~	~	~
52	98, 99	52	~	~	~
53	100, 101	53	~	~	~
54	102, 103	54	~	~	~
55	104, 105	55	~	~	~
56	106, 107	56	~	~	~
57	108, 109	57	~	~	~
58	110, 111	58	~	~	~
59	112, 113	59	~	~	~
60	114, 115	60	~	~	~
61	116, 117	61	~	~	~
62	118, 119	62	~	~	~
63	120, 121	63	~	~	~
64	122, 123	64	~	~	~
65	124, 125	65	~	~	~
66	126, 127	66	~	~	~
67	128, 129	67	~	~	~
68	130, 131	68	~	~	~
69	132, 133	69	~	~	~
70	134, 135	70	~	~	~
71	136, 137	71	~	~	~
72	138, 139	72	~	~	~
73	140, 141	73	~	~	~
74	142, 143	74	~	~	~
75	144, 145	75	~	~	~
76	146, 147	76	~	~	~
77	148, 149	77	~	~	~
78	150, 151	78	~	~	~
79	152, 153	79	~	~	~
80	154, 155	80	~	~	~
81	156, 157	81	~	~	~
82	158, 159	82	~	~	~
83	160, 161	83	~	~	~
84	162, 163	84	~	~	~
85	164, 165	85	~	~	~
86	166, 167	86	~	~	~
87	168, 169	87	~	~	~
88	170, 171	88	~	~	~
89	172, 173	89	~	~	~
90	174, 175	90	~	~	~
91	176, 177	91	~	~	~
92	178, 179	92	~	~	~
93	180, 181	93	~	~	~
94	182, 183	94	~	~	~
95	184, 185	95	~	~	~
96	186, 187	96	~	~	~
97	188, 189	97	~	~	~
98	190, 191	98	~	~	~
99	192, 193	99	~	~	~
100	194, 195	100	~	~	~
101	196, 197	101	~	~	~
102	198, 199	102	~	~	~
103	200, 201	103	~	~	~
104	202, 203	104	~	~	~
105	204, 205	105	~	~	~
106	206, 207	106	~	~	~
107	208, 209	107	~	~	~
108	210, 211	108	~	~	~
109	212, 213	109	~	~	~
110	214, 215	110	~	~	~
111	216, 217	111	~	~	~
112	218, 219	112	~	~	~
113	220, 221	113	~	~	~
114	222, 223	114	~	~	~
115	224, 225	115	~	~	~
116	226, 227	116	~	~	~
117	228, 229	117	~	~	~
118	230, 231	118	~	~	~
119	232, 233	119	~	~	~
120	234, 235	120	~	~	~
121	236, 237	121	~	~	~
122	238, 239	122	~	~	~
123	240, 241	123	~	~	~
124	242, 243	124	~	~	~
125	244, 245	125	~	~	~
126	246, 247	126	~	~	~
127	248, 249	127	~	~	~
128	250, 251	128	~	~	~
129	252, 253	129	~	~	~
130	254, 255	130	~	~	~
131	256, 257	131	~	~	~
132	258, 259	132	~	~	~
133	260, 261	133	~	~	~
134	262, 263	134	~	~	~
135	264, 265	135	~	~	~
136	266, 267	136	~	~	~
137	268, 269	137	~	~	~
138	270, 271	138	~	~	~
139	272, 273	139	~	~	~
140	274, 275	140	~	~	~
141	276, 277	141	~	~	~
142	278, 279	142	~	~	~
143	280, 281	143	~	~	~
144	282, 283	144	~	~	~
145	284, 285	145	~	~	~
146	286, 287	146	~	~	~
147	288, 289	147	~	~	~
148	290, 291	148	~	~	~
149	292, 293	149	~	~	~
150	294, 295	150	~	~	~
151	296, 297	151	~	~	~
152	298, 299	152	~	~	~
153	300, 301	153	~	~	~
154	302, 303	154	~	~	~
155	304, 305	155	~	~	~
156	306, 307	156	~	~	~
157	308, 309	157	~	~	~
158	310, 311	158	~	~	~
159	312, 313	159	~	~	~
160	314, 315	160	~	~	~
161	316, 317	161	~	~	~
162	318, 319	162	~	~	~
163	320, 321	163	~	~	~
164	322, 323	164	~	~	~
165	324, 325	165	~	~	~
166	326, 327	166	~	~	~
167	328, 329	167	~	~	~
168	330, 331	168	~	~	~
169	332, 333	169	~	~	~
170	334, 335	170	~	~	~
171	336, 337	171	~	~	~
172	338, 339	172	~	~	~
173	340, 341	173	~	~	~
174	342, 343	174	~	~	~
175	344, 345	175	~	~	~
176	346, 347	176	~	~	~
177	348, 349	177	~	~	~
178	350, 351	178	~	~	~
179	352, 353	179	~	~	~
180	354, 355	180	~	~	~
181	356, 357	181	~	~	~
182	358, 359	182	~	~	~
183	360, 361	183	~	~	~
184	362, 363	184	~	~	~
185	364, 365	185	~	~	~
186	366, 367	186	~	~	~
187	368, 369	187	~	~	~
188	370, 371	188	~	~	~
189	372, 373	189	~	~	~
190	374, 375	190	~	~	~
191	376, 377	191	~	~	~
192	378, 379	192	~	~	~
193	380, 381	193	~	~	~
194	382, 383	194	~	~	~
195	384, 385	195	~	~	~
196	386, 387	196	~	~	~
197	388, 389	197	~	~	~
198	390, 391	198	~	~	~
199	392, 393	199	~	~	~
200	394, 395	200	~	~	~
201	396, 397	201	~	~	~
202	398, 399	202	~	~	~
203	400, 401	203	~	~	~
204	402, 403	204	~	~	~
205	404, 405	205	~	~	~
206	406, 407	206	~	~	~
207	408, 409	207	~	~	~
208	410, 411	208	~	~	~
209	412, 413	209	~	~	~
210	414, 415	210	~	~	~
211	416, 417	211	~	~	~
212	418, 419	212	~	~	~
213	420, 421	213	~	~	~
214	422, 423	214	~	~	~
215	424, 425	215	~	~	~
216	426, 427	216	~	~	~
217	428, 429	217	~	~	~
218	430, 431	218	~	~	~
219	432, 433	219	~	~	~
220	434, 435	220	~	~	~
221	436, 437	221	~	~	~
222	438, 439	222			

A. CIRCUIT DIAGRAMS



TIMING DIAGRAM

HIGHWAY (Major Road)



CROSS-ROAD (Minor Road)





Diagram of vowel space



B. PART LIST

—
—
—

B.. PAR'r LIST

R₁ = R₂ = 470 Ω

R₃ = R₄ = R₅ = R₆ = R₇ = R₈ = 390 Ω

C₁ = 2200 μF

C₂ = 0.1 μF

Regula.tors (x2) = 7805

Diode = 1N.oai

Z-ener D1od.e = 40-7 V

ID.= 7400

If2 = IC3 ::, IC4 = T.74LS90

IC5 = Ic6 = 'f74LS 193

Ic:J = 7406

ZFROM = 2716

SSR::: Solid S.state Relays (x6) = (SIEMENS V~3103 -S20)2
- B402) 3-30v DC, 240v AC, 2.5A

Socke.t.s (:x4) = 1pin., 2.pins }pins , 6pins

connec tors (1.2 pin x 4).

Lamos (x12) = 4 red ~ 4 green , 4 yellow

Laff!! holder (x12)

REFERENCES

1. The TTL Data Book by Texas Inst Comp.
2. Data Acquisition Products Catalog by Analog Devices Comp.
3. Designers Hand Book of Integrated Circuits by A. B. Williams.
4. Microcomputers and Microprocessors:
The 8080, 8085 and Z-80 programming, Inter~acing and
Trouble shooting by John Uffenbeck, 1985.
5. Digital Design by Morris Mano.