## NEAR EAST UNIVERSITY

## Faculty of Engineering

Department of Electrical and Electronic Engineering

## FULLY CONTROL A PARKING AREA WITH (PLC)

Graduation Project EE 400

Student: Ömer Doğan (960355)

Supervisor: Mr. Özgür C. Özerdem

Lefkoşa- 2001

## CONTENTS

ACKNOWLEDGEMENT ..... i
ABSTRACT ..... ii
INTRODUCTION ..... 1
CHAPTER I ..... 3
1.1. THE TYPES OF PLC ..... 3
a) PLC Size And Practise ..... 4
b) I/O Unit. ..... 4
c) Different I/O Units. ..... 6
d) Analog Input/Output Unit ..... 11
e) CPU ..... 11
f) Processor Memory Module ..... 12
1.2. MEMORY DESIGN ..... 12
a) I. Group Memories ..... 13
b) II. Group Memories ..... 13
1)PROM
2)EPROM
3)EAROM
4)EEPROM
1.3. PROGRAMMING DEVICES. ..... 14
CHAPTER II ..... 16
2.1. PLC PROGRAMMING SOFTWARE ..... 16
2.2. CREATE OF LADDER DIAGRAM. ..... 16
a) Start Command. ..... 16
b) AND and OR Exercising. ..... 18
c) Output Stored Exercises ..... 18
2.3. SPECIFICATION OF EXAMINED PLC. ..... 19
a) Mitsubishi F1 20 MR ..... 19
b) Siemens Simatic S5-90U ..... 20
c) AEG Teachware Modicon A020 ..... 20
d) FESTO (FPC 202C) ..... 21
2.4. CREATING COMMAND LINE FOR LOGIC PROCESS ..... 22
a) Loading Of Close And Open Contact. ..... 22
b) AND Exercise ..... 24
c) AND NOT Exercise. ..... 24
d) OR Exercise ..... 25
e) OR NOT Exercise. ..... 25
2.5. GET COMMUNICATE OF COMMAND BLOCK TOGETHER ..... 26
a) Serial Contact. ..... 26
b) Parallel Contact. ..... 26
2.6. SET AND RESET INSTRUCTION ..... 27
2.7. SINGLE OUTPUT INSTRUCTIONS ..... 29
2.8. JUMP INSTRUCTION ..... 29
2.9. TIMERS ..... 30
2.10. COUNTERS ..... 33
2.11. SHIFT REGISTER ..... 40
2.12. COMPUTING FUNCTION ..... 42
SECTION III ..... 44
3.1. BASIC INSTRUCTION WORD ..... 44
a) Basic Instructions. ..... 44
b) FUN (Function) Instructions ..... 44
c) Input. ..... 45
d) Output ..... 45
e) Internal Relay ..... 45
f) Special Internal Relay ..... 46
g) Timer ..... 46
h) Counter ..... 46
i) Reversible Counter. ..... 46
j) Shift Register. ..... 47
k) Single Output. ..... 47

1) Data Register ..... 47
3.2. FA1J SERIES ALLOCATION NUMBERS OF SPECIAL RELAYS ..... 47
3.3. BASIC INSTRUCTION. ..... 48
a) LOD Instructions ..... 48
b) Input, Output, Internal and Special Relays ..... 48
c) Timer. ..... 49
d) Counter. ..... 49
e) Shift Register ..... 49
f) AND Instruction. ..... 49
g) OR Instruction. ..... 50
h) NOT Instructions ..... 50
SECTION IV ..... 51
4.1. CHOOSING INSTALLATION AND COMMISSIONING OF PLC SYSTEM. ..... 51
4.2. FEASIBILITY STUDY. ..... 51
4.3. DESIGN PROCEDURE FOR SYSTEM. ..... 52
a) Choosing Programmable Controller ..... 52
b) Size and Type of PLC System. ..... 53
c) I/O Requirements. ..... 53
d) Memory and Programming Requirements. ..... 54
e) Instruction ..... 57
4.4. INSTALLATION ..... 57
4.5. TESTING AND COMMISSIONING ..... 59
4.6. a) Soft Ware Testing and Simulation. ..... 60
4.6. b) Installing and Runningn The User Control Program. ..... 64
MY PROJECT ..... 65
CONCLUSION ..... 69
TABLE OF SYMBOL ..... 70
APPENDIX ..... 71
REFERENCES ..... 100

## ACKNOWLEDGEMENTS

I must first acknowledge some depts from my more distance past. To my parents for their support to an upwardly mobile son. To my friend Murat Muhammet GÜVEN, Mehmet KINSIZ, for his helps.

I want to thanks separately to my teachers that during my education they support me, the Dean of Engineering Faculty Prof. Dr. Fakhreddin MAMEDOV, Head of Electrical \& Electronic Department Prof. Dr. Fakhreddin MAMEDOV and also Mr. Özgür ÖZERDEM, Mr. Kaan UYAR, Assis. Prof. Dr. Kadri BÜRÜNCÜK.

And finally, I want to thanks everybody who helped and supported me to come to todays and graduated from a university.


#### Abstract

PLC (Programmable Logic Controllers) is a thing that programmable with computer support to take more efficiency from time and workers. It is divided into two parts. Hardware and software.

The hardware are the parts of machine those are CPU , I/O device and Programming device. CPU is basic microprocessor system and it carries out as control sensor, counter, timer function: CPU carries out stored user program in memory will input informations from various sensor circuits and can sending suitable output to commands and control circuits. I/O Module receives 120 VAC signal in device or processing device and transforms 5 VDC signal form

There are many specialisation such as timer, counter, master control set, which works data and controis program, master control reset, JMP. There are command which are mathematics process that are comparator processes. These are the main function and feature of software part of PLC.


## INTRODUCTION

In the late 1960's PLCs were first introduced. The primary reason for designing such a device was eliminating the large cost involved in replacing the complicated relay based machine control systems. Bedford Associates (Bedford, MA) proposed something called a Modular Digital Controller (MODICON) to a major US car manufacturer. Other companies at the time proposed computer based schemes, one of which was based upon the PDP-8. The MODICON 084 brought the world's first PLC into commercial production.

When production requirements changed so did the control system. This becomes very expensive when the change is frequent. Since relays are mechanical devices they also have a limited lifetime which required strict adhesion to maintenance schedules. Troubleshooting was also quite tedious when so many relays are involved. Now picture a machine control panel that included many, possibly hundreds or thousands, of individual relays. The size could be mind boggling. How about the complicated initial wiring of so many individual devices! These relays would be individually wired together in a manner that would yield the desired outcome.

These "new controllers" also had to be easily programmed by maintenance and plant engineers. The lifetime had to be long and programming changes easily performed. They also had to survive the harsh industrial environment. That's a lot to ask! The answers were to use a programming technique most people were already familiar with and replace mechanical parts with solid-state ones.

In the mid70's the dominant PLC technologies were sequencer state-machines and the bit-slice based CPU. The AMD 2901 and 2903 were quite popular in Modicon and A-B PLCs. Conventional microprocessors lacked the power to quickly solve PLC logic in all but the smallest PLCs. As conventional microprocessors evolved, larger and larger PLCs were being based upon them. However, even today some are still based upon the 2903. Modicon has yet to build a faster PLC than there $984 \mathrm{~A} / \mathrm{B} / \mathrm{X}$, which was based upon the 2901.

Communications abilities began to appear in approximately 1973. The first such system was Modicon's Modbus. The PLC could now talk to other PLCs and they could be far away from the actual machine they were controlling. They could also now be used to send and receive varying voltages to allow them to enter the analogue world. Unfortunately, the lack of standardisation coupled with continually changing technology has made PLC communications a nightmare of incompatible protocols and physical networks.

The 80 's saw an attempt to standardise communications with General Motor's manufacturing automation protocol (MAP). It was also a time for reducing the size of the PLC and making them software programmable through symbolic programming on personal computers instead of dedicated programming terminals or handheld programmers.

The 90's have seen a gradual reduction in the introduction of new protocols, and the modernisation of the physical layers of some of the more popular protocols that survived the 1980's. The latest standard (IEC 1131-3) has tried to merge plcprogramming languages under one international standard. We now have PLCs that are programmable in function block diagrams, instruction lists, C and structured text all at the same time! PC's are also being used to replace PLCs in some applications. The original company who commissioned the MODICON 084 has actually switched to a PC based control system.

## CHAPTER I

### 1.1. THE TYPES OF PLC

In general, PLC divides to three sections;
*Central Processing unit(CPU)
*The input/output section
*The programming device


Figure.1.1.1. PLC sections
(CPU), PLC system and there are various logic circuit gates. CPU is basic microprocessor system and it carries out as control relay, counter, timer functions. CPU carries out user programs stored in memory and read input data from various sensor circuits and can send suitable outputs to commands and to control circuits.

Direct current power supply must be used for the low level voltage that these are using in processor and I/O models. This power supply is a part of CPU. PLC system is independent in its structure and also it can be dependent to its system.

I/O system forms can be connected to controller by other devices. The aim of interface is to send various signals and to take situations to external devices. The output devices for example, motor starters, solenoid valves, indicator lights connected to terminals on the output module.

The desired program loads to processor's memory by programming device or terminal. This program can enter to relay during using ladder logic. Program can be obtained till the main control or machines by sequential processes.

## a) PLC size and practice:

There are 3 different categories of PLC; as small, medium and large.
*In small group category, PLC has bigger than input/output of 128 I/O and bigger than memory of 2 KB .
*In medium group category, PLCs have bigger than memory of 32 KB and 2048 I/O. Special I/O module provide easily adaptation in process control practice, analog functions like temperature, press, current, weight and position.
*In large category, PLCs have bigger than 750 KB memory and bigger than input/output of 8192 I/O. This group is for unlimited practice to give force.

Nowadays, PLCs are used in all area of industry along in chemistry, automotive industry production of steel and paper factory.

## b) $1 / 0$ unit:

I/O unit forms is the input/output rack of PLC. I/O unit receives 120 Vac signal in device or processing devices and transforms 5 Vdc signal form. In output units controller signals ( 5 Vdc ) are used to devices or processor control as 120 Vac. These output signals provide low current control that used in power electronic elements or optic isolators. Input/output unit in PLC can be put in the same structure or different structure with CPU. This standard input/output unit is in the following shape.


Figure. 1.1.2. In the same structure CPU with PLC I/O unit

Between processor and I/O rack communication different connection cables are permitted. This condition is as the following figure 1.1.3.


Figure.1.1.3 Between Processing I/O Racks communication

I/O units each input/output has a special address. These addresses are known by the processor. To connect output/input an element with I/O or separating is very easy and quick. Furthermore to change with an another module is very easy. ON/OFF condition of I/O circuit each module shows with light. Many output modules have rubbish fuse indicator.

## c) Different I/O units:

Many output I/O units are from this type and most useful is interface module. This type interface provides to link of inputs as selector switches push buttons and limits switches. However, output control lights small motor solenoids sensor and motor starters limit it. Which have ON/OFF contacting control. Each different I/O module takes its power from common voltage sources. These voltages can be different size and type. These are showed in the following table.

| Input Interface | Output Interface |
| :--- | :--- |
| $24 \mathrm{Vac} / \mathrm{dc}$ | $12-48 \mathrm{Vac}$ |
| $48 \mathrm{Vac} / \mathrm{dc}$ | 120 Vac |
| $120 \mathrm{Vac} / \mathrm{dc}$ | 230 Vac |
| $230 \mathrm{Vac} / \mathrm{dc}$ | 120 Vdc |
| $5 \mathrm{Vdc}(\mathrm{TTL}$ level) | 230 Vdc |
|  | $5 \mathrm{Vdc}(\mathrm{TTL}$ level) |



Figure.1.1.4 AC input interface block diagram

Shows that entries block diagram for an alternative current to input module. Input circuit compose of to main section as power and logic section.


Figure.1.1.5. Simplified Circuit For a AC Module


Figure.1.1.6. Linking To PLC Input Unit of 220 V Input

Figure 1.1.4 and 1.1.5 shows figural diagram of Ac input module for input, also figure 1.1 .6 shows connect terminal.

When push button shuts down, bridge type treatment exercise 220 V AC voltage from $R_{1}$ and $R_{2}$ resistance's.

Zener diode (ZD) voltage limit regulates according to low level voltage.
When light come to processor from led with phototransistor that means low level voltage (SV'dc) is transmitted.

Optic isolator separates high AC voltage from logic circuits also protects to processor from damages, which comes from temporary line voltage change.

Furthermore, optic isolator protects to processor from effect of electrical noise.
Kuplaj and isolation can be created with using a pulse transformation.


Figure. 1.1.7 typical a block diagram of output interface module.

Figure. 1.1.7 shows typical a block diagram of output interface module. Also output module, as input module, composes of two departments such as power and logic.

Device in output is controlled by the 5 V comes from logic unit. In this unit, processor sets output conditions.

When processor, led, in optic isolator, distributing light exercises an output voltage ( $5 \mathrm{~V}^{\prime}$ dc), however, phototransistor is switching and conducting. This means that to detect and conduct of triac, and lamp, that uses as output element, turn on ON condition.

When led in logic unit turn off, logic become 0 condition and phototransistor cannot conduct. If a DC device in output will be controlled, it is carried with circuit.

PLC device will not be damaged from optic isolation that will be from power department.

If many high fast ON-OFF is necessary, in right current transistor and also alternative current triac circuits are used. Current cannot pull on PLC from output modules. Maximum current capacity of each device exists in their catalogs of that model.

In high currents instead of triac or other effect elements, standard relay must use as table 6. There are output/input unit as analog/digital translator (ADC) and digital/analog translator (DAC) that it is necessary for feedback control exercises in PLC devices.


Figure. 1.1.8 Simplified circuit of an AC output module.


Figure. 1.1.9 Internal wire connection typical an output module


Figure. 1.1.10 Sensor connection points


Figure. 1.1.11 Symbols of output control circuit

## d) Analog input/output unit (I/O modules):

First produced PLCs only had been limited with separate I/O interfaces which had been allow to link to ON/OFF device. Because of this limitation many of processing exercises could be as part controlling by PLC. Also in days PLCs included analog interface and separate ( $I / O$ ) input/output interface, which carries out practically many of control process. An analog input module takes analog current and voltage that is taken off analog input and it changed to digital data form by an Analog Digital Converter $(\mathrm{ADC})$. In this condition turning levels are shown as 12 -bit binary or 3 digit BCD that is rates with analog signal. Analog sensor elements are transducers as heat, light, velocity, pressure, and wet sensors. All these sensors can be linked to analog input

Analog output interface module takes digital data from processor, charges rate with voltage and current and controls a device as analog. As a whole digital data passes from Digital/Analog output device are small motors, valves and analog measure devices.

## e) CPU (Central Processing Unit):

Central Processing Unit provides to communicate between power supply and processor memory modules. In figure $1.2 .12 b$ it can find covered both of two units.

CPU statement is often used as mean of processor statement. Processormemory creates a big unit of CPU, which is programmable brain of controller. In this unit, there are microprocessor, memory chips, information reading and request data from memory, programming device and communication circuits, which is necessary for processor.

Development of PLC is parallel with increasing especially of CPU. In our day PLC systems carry out logic processing furthermore they have some especially such timer, counter, data storing, main addition-subtraction, multiplication-division processes, compare processes, code converter processes.

a) Simplies of CPU Structure

b)

Figure. 1.1.12 CPU; the elements of central processing unit (a) the structure of simplified CPU (b) power supply unit different from CPU.

## f) Processor-Memory Module:

CPU is the brain of programmable of controller and a big part of CPU family forms from processor memory unit. This module cover microprocessor, memory chips programming device and necessarily communication circuits for processor interface.

Furthermore processor carries out other functions. For example, it carries out timer, counter, compare, keeper and addition, subtraction, multiplication and division functions, which are four main functions of mathematics.

### 1.2. MEMORY DESIGN

Memory is used to store data. This stored information is related with which output sign will be store as, which shows input, and the structure of program necessary amount of memory. It stores special information parts, which is named as memory bit. 1 byte $=8$ bit, 1024byte $=1$ kbyte and the number of memory capacity is stated these units.

The memory types are divided into two groups;
The first group: the energy of power supply is cut that supplied memory, it means that memory had been erased. Also second group: hide information cannot lose if the energy is cut. But to change of includes of those types of memories, there is a necessary a special system.

## a) I. Group Memories:

First group memories are Random Access Memory (RAM) and Read/Write (RIW). In these types memories if the energy is cut, the information is lost. If RAM is supplied program can be stored by battery that battery is in PLC device. When battery energy finishes, program will be erased.
b) II. Group Memories:

It is Read Only Memory (ROM). The type memory can be erased and programmable. It is divided four into groups;

1) PROM (Programmable Read-Only Memory): it is a special type of ROM. PROM memory allows to writing of information in chip, these information are provided or there were at the beginning. The information can be written into ROM only one time.

The main disadvantage of PROM is no erasable and no Programmable. In PROM programming is doing as dissolve and pluck logic, for this reason, the erasing of erasable connections is process that there is no to turn back. For this reason, firstly all mistake control process must be finished.
2) EPROM (Erasable Programmable Read-Only Memory): this type is the memory type that is used in PLC devices. Written programmable firstly, is store in EPROM memory and is sent central processing unit.
3) EAROM (Electrically Alterable Read-Only Memory): It is like EPROM memory, but to erase and ultraviolet light supply is not necessary. EAROM chip to clean by erasing, an eraser voltage is exercised to suitable pin. When chip erases one time, it can be programmed again.
4) EEPROM (Electrically Erasable Programmable Read-Only Memory): In EEPROM memory type, when energy is cut, information cannot lose as EPROM. Special device is not necessary in writing and erasing processing. EEPROM or EPROM memories that are mounted to PLC make runs as stored program into records.

Data table stores information's, that are necessary to carry to the program, which includes information's such as output and input conditions, timers, and counter results and data records. Includes of table is divided two groups as conditions data and numbers (or codes) 0 and 1 conditions are ON/OFF conditions of information that records the place of bit. Data table is divided 3 sections. Input view table stores the condition of digital input that relations input interface circuits. As ON/OFF condition, in this unit results of input are stored as zero (0) or one (1).

Output view memory is order of bits that control the digital condition of devices which links interface of output. The logic conditions of output units are stored in this memory and it is taken from this logic level memory and transfers to output unit.

### 1.3. PROGRAMMING DEVICES

The most important one of features of programmable controller is to have programming elements, which are useful. Programming device provides transformation between operator and circuit of controller. (Fig. 1.3.1)


Figure. 1.3.1. Transformation of PLC Circuits

Programming terminal relation between PLC memory and monitor. User sends programming device and PLC control program to device.

Generally, industrial CRT terminals in many devices are used for programmable controllers. These terminals include indicator units, keyboards and CPU and they provide to communicate necessary order.

The advantage of CRT is to check program is easily on monitor.
In small PLCs programming is used cheap, moveable, small and mini programmable devices. The monitor of this type of programming monitor is liquid crystal screen instead of CRT tube, which name LCD. On mini program there are LCD monitor program coding keys and special functions keys. FA2 of programming device IDEC FA1 Junior module is shown at table 1.3.2.

FA-2 PROGRAMMABLE CONTROLLER


Figure. 1.3.2. Programming Device of IDEC FA-1 PLC.

## CHAPTER II

### 2.1. PLC PROGRAMMING SOFTWARE

In this section, PLC programming fundamental is prepared, student's capacity, which met PLC programming, is considered first time.

AND
OR
NOT
NAND
NOR
SET
RESET

Furthermore there are many specialisations such as TIMER, COUNTER, and MASTER CONTROL SET (MCS), which works data and controls PROGRAM, MASTER CONTROL RESET (MCR), JMP. There command which are mathematics process that are comparator processes $(=,<,>$ ).

In all PLC systems, to create logic process is programmed as the same are carried out some function. However, the main logic is the same that TIMER, COUNTER and SHIFT REGISTER functions are to get command and programmed but there can be some differences.

### 2.2. CREATE OF LEADER DIAGRAM

## a) Start Commands:

These commands are first element of program. There are two type contact conditions as at table 2.2.1. First normally is open also second close.

Normally, starting with open contact this program command is to get command as LD IN, LD, LOD A, on PLC device. And also close contact is stated as LDI, LD NOT, LOD NOT, AN.

| LADDER SYMBOL | COMMAND LINE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IDEC | FESTO | AEG | Mitsubishi | Siemens | OMRON |
|  | LOD F | LD FLAG F <br> LD IN F | UF | LD F | AF | LD F |
|  | $\left\lvert\, \begin{aligned} & \text { LOD } \\ & \text { NOT F } \end{aligned}\right.$ | LD NOT FLAGF <br> LD NOT IN F | UN F | LDIF | AN F | $\begin{gathered} \text { LD NOT } \\ F \end{gathered}$ |

Table 2.2.1. Load Exercising

Note: in table F value is constant and input/output interval relay, special relay, timer, counter can be SFR number.

According to this table at MITSUBISHI and HITACHI model normally open contact is shown with LD, also close contact is shown with LDI.

Also at AEG PLC, U (UND) command is used for open contact and (UN) UND-NICHT command is used for closed contact.

Also at SIEMENS PLC, A (AND) command is used to open contact and AN (AND-NOT) is used for closed contact.

At OMRON PLC, open contact is shown LD, also close contact is shown with LD NOT.

Also at FESTO PLC, open contact LD FLAG is used for flag load other conditions LD IN command is used to contact load. In normally, also close contact is programmed for flag exercising as LD NOT FLAG... For other contacts are programmed as LD NOT IN...

## b) AND and OR Exercising:

| LADDER | COMMMAND LINE |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUIMBOL | IDEL | Рب\%" | AELC | 3T191/RPHI | Siemman A Mastic | Obaten | Hrcacin |
|  | Lon $x 1$ AND $X 2$ | (1) IN X X AND DN X: | $\begin{aligned} & U X 1 \\ & U \times 2 \end{aligned}$ | [JI XI ANH XI | $\left\lvert\, \begin{array}{ll} A X 1 \\ A X 2 \end{array}\right.$ |  | $\begin{array}{ll} \text { LD } & \Sigma 1 \\ A_{1} N D & x 2 \end{array}$ |
| ${\underset{f}{x_{1}}-x_{1}^{x_{2}}}_{1}$ | $\begin{aligned} & \text { Lob } \mathrm{Xn}_{1} \\ & \operatorname{sND} \text { Nor } \times 2, \end{aligned}$ | LD is X 1 AND NCTT IN X2 | $\begin{aligned} & \mathrm{E} \mathrm{Xj} \\ & \text { LNX2 } \end{aligned}$ | C.1) $\times 1$ AN1 88 | $\left.\right\|_{A X I} ^{A X I}$ | LD 11 AND NOT YZ | $3 \begin{array}{\|cc\|} \hline \text { LD } & x] \\ \text { ANI } & \\ \hline \end{array}$ |
|  | $\left\lvert\, \begin{array}{ll} \text { labl } & \times 1 \\ \text { oft } & k 12 \end{array}\right.$ | $\begin{aligned} & \text { LD LN X1 } \\ & 4, \text { Ki X2 } \end{aligned}$ | $\begin{array}{ll} 51 \times 1 \\ 0 \times 2 \end{array}$ | $\left\|\begin{array}{ll} \mathrm{LD} & \mathrm{X} \\ \mathrm{OR} & \mathrm{XP} \end{array}\right\|$ | $\begin{aligned} & A X_{1} \\ & O X X x \end{aligned}$ | $\begin{aligned} & \text { (.i) } \times 1 \\ & \text { OR } \times 2 y \end{aligned}$ | $\begin{aligned} & \text { un } \mathrm{x} \\ & \text { or } \mathrm{x} \end{aligned}$ |
|  | Lon XI <br> OR NOT K 2 | LD [N Kı OR Nor X | U X1 ON X 2 | LD XI ORT | $\begin{aligned} & A X I \\ & 0 \leqslant \times 2 \end{aligned}$ | ID $\mathrm{X}_{1}$ <br> PH NCM X C | $\begin{aligned} & 10 x_{1} \\ & 0 x_{1} x_{2} \end{aligned}$ |

Table 2.2.2: Symbol and command line AND and OR exercises.

## c) Output Stored Exercises:

At a PLC system relay, it is used as output function, can be divided into two groups. First group output which charge can be linked to it according to program as (solenoid valves, neon lamb, conductor, led, etc.) are real output. Also second group outputs are internal and image relays. Physical connection cannot link to these relays but outputs of these sensors are transferred to real output and output can be taken.

If commands will be observed, there are similarities between PLC devices that output program commands are different. At both output and input functions, X1, X2, are used as addresses.


Figure.2.2.3.

### 2.3. SPECIFICATION OF EXAMINED PLC

a) Mitsubishi F1 20 MR

| ELEMENT | Symbol | Fl 20 MR |
| :---: | :---: | :---: |
| (Trpuul.is | $x$ | 12 Unit 40¢-113 |
| (Sutputs) | Y | is Unit 430 43' |
| (Timers) 0.15 | 1 | 24 Unit 50 - $177.450-45 \overline{7}$ |
| ('limer 0.01 s | 1 | 3 Unit $6.50-657$ |
| (Counters) | 6 | 30) Uxut 60-67, 460-467 |
| (Bis speed counter) | ¢ | 2 Urut 6if0-661 |
| (Internal Relay) | M | 54 Unit 10-157 |
| (Special Intermal Kkl | M | $\begin{aligned} & 16 \text { Unit } \\ & 70-77.470-473: 570-.575 \end{aligned}$ |
| Battery of Feeding Sensor | M | 64 Unut 306-377 |
| Wump? | B1 | 184 Unit $7600-757$ |

Table 2.3.1: table of element and element numbers

| F1 |  | LOFIR |
| :---: | :---: | :---: |
| $X$ | 4 Unit | $414-417$ |
| $Y$ | 6 Unit | $140-44 \overline{0}$ |

Table 2.3.2. Increasing unit

F1 20 MR PLC as 12 inputs 8 outputs, which we use. If more input and output are necessary, input/output-increasing units are plugged to PLC. These units have various numbers output and input. At table 2.3.1, there are 4 inputs 6 outputs for F1 10 ER model.
b) Siemens Simatic S5-90U

| Element Name | ELEMENT ADRESS |
| :---: | :---: |
| (Input) | 10.0-1127.7 |
| (Outpus) | Q0.0. Q127.7 |
| (Flag) | iretentive) Fu.0. . Ftas. ${ }^{\text {a }}$ |
| (Flas) | (nnorelamtiwnj F64.0-H127.7 |
| Accurnulator | ACCUM1 AOCLVME |
| Timer | T0-T31 |
| (Counter) | (retentive) $\mathrm{Co}-1.7$ <br> (nomententive) CS-CA1 |
| K13 | (Combitunl) 1 byte 0-255 |
| KC | (Constant count) 0-999 |
| K | \{Tam maylart - 32768 +32967 |
| KF | (Heksederimali 0 - FFFF |
| KY | (2 byte) 0. 255 (her hit) |
| KT | (Timer) 0.0-900.3 |
| [J] | (Functuon biockj 0 6a |
| DB |  |

Table 2.3.3: Specifications of S5-90U model Siemens Simatic.
c) AEG Teachware modicon A020

| Operand Type | Operand | Unit |
| :---: | :---: | :---: |
| (inputs) | E1- Fi24 | 24 |
| (outpula) | A1-A16 | 16 |
| Amalug Inpuat | EWA - EWA 4 | 4 analog |
| Analog Output | AWA 1 | 1 analing |
| Memory | M1-M128 | 124 Unit |
| Timer | Tt-T16 | 16 timer |
| Counter | ZI-216 | 16 Counter |

Table 2.3.4. Specifications of AEG Teachware A020
d) FESTO (FPC 202C)

| $\begin{aligned} & \text { TOTAL } \\ & \text { UNII } \end{aligned}$ | PARAMETERS | SYMBOL | EXPLANAMTION |
| :---: | :---: | :---: | :---: |
| 16 | Intarnal inpute |  | $\begin{aligned} & \text { ixuput } 0.0 .0 .7 \\ & 1.0-1.7 \end{aligned}$ |
| 2 | Intemal halif-wuris | TW0 and IW1 | 2 Unit |
| 16 | Internal outpura | OO.K and ${ }^{\text {I }}$ IX | $\text { Output } 0.0 .0 .7$ $1.0-1.7$ |
| 2 | Internal ulalput half-wumis | OWO und owil | 2 Thit |
| 256 | Flags | FO.Y to F15.Y | $\begin{aligned} & \text { Flagy }\{0.00 .15)(1.0-1.15\} \\ & 22.0-2.15\} . . . . .(15.0-15.15\} \end{aligned}$ |
| 16 | FJug worda | FWO to FWis | 18 Lnit Present |
| 1 | Initialization Mag | FI | - |
| 44 | Sppecial function unita | FUutw FII23 | 24 |
| 16 | FYeld bus thep worts | FU32 to Fit47 | 18 |
| 32 | Timerp | Tuta T31 | 32 |
| 32 | Timer wnrda | TWO to TW31 | $32 \sim$ |
| 32 | Counters | Cutuecs. | 32 |
| 32 | Comuntere wonds | CW0 to Curs | 82 |
| 32 | Countera presel | CWO to CW3. | 32. |
| 04 | Regiatbrt | 0 加 R68 | 64. |
| R | programs | Pn to P7 | 8 |
| 8 | prog'fivection trodules | B0 Le B7 | H - |
| 1 | Errora | E' | $1-$ |
| 1 | Errur word | EW | 1. - - |
| 4 | External inputs | I2X $2017 . \mathrm{X}$ | $\begin{aligned} & \text { ingut (2.0-2.7) (9.0-3.7) } \\ & \ldots . .(7.0 \ldots . .7 .7)=\text { Tup. } 48 \end{aligned}$ |
| \% | External input worcha | IW2 en IW7 | 6 |
| 46 | Fxterual output | 02. K to 07. X | Output (2, a, .2.7)... $(1.0 \ldots \ldots . .3 .7) \ldots(7.0 \ldots . .7 .7)$ |
| 6 | Exixternal nutput words | Ow2 in 0wis | 6 |

Table 2.4.8 Specification of FESTO (FPC 202C) Module PLC

In this table, $x=(0,1,2,3,4,5,6,7)$ and $y=(0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)$ are.

### 2.4. CREATING COMMAND LINE FOR LOGIC PROCESS

Each process in PLC programming is stated by a command and these commands provides connections of relay and contacts together, designations of outputs, counter, programming of timers and making of arithmetic comparison processes.

In our days, to experience PLC device of all firms are very hard. We will experience five brands. These brands are enough for us.

## BRAND

1) $\operatorname{IDEC}$
2)FESTO
3)MITSUBISHI
2) SIEMENS-SIMATIC
3) AEG TEACHWARE

## MODEL

FA1-JUNIOR (FA1J)
202-C
F120 R
S5-90U
MODICON A020
a) Loading of Open and CloseContact:


Normally open contact

LOD (LOAD)-IDEC
LD IN (LOAD)-FESTO
LD (LOAD)-MITSUBISHI
A (AND)- SIEMENS-SIMATIC
U (UND)-AEG


Normally close contact

LOD NOT (LOAD NOT)-IDEC
LD NOT IN (LOAD NOT)-FESTO
LDI (LOAD INVERSE)- MTTSUBISHI
AN (AND NOT)- SIEMENS-SIMATIC
UN (UND NICHT)-AEG


Erapler: tity24
Cinflar $A 1-\mathrm{Al}$


## MITSUBISHI



## FESTO



In here, commands for giving different brand and module normally. Explain to designation of contact and contact numbers are written after command.

In AEG and Siemens PLC, a load command is not used in Siemens Module, open contact command normally is load written A (AND), load process is relazing with AN (AND NOT) command.

In AEG module U (UND) and UN (UND NOT) commands are used for load process. As we know that these commands are used to serial AND and AND NOT exercises.

## b) AND exercise:

Serial contact linking commands

| AND | $-($ IDEC $)$ |
| :--- | :--- |
| AND IN | $-($ FESTO $)$ |
| AND | $-($ MITSUBISHI $)$ |
| A(AND) | $-($ SIEMENS-SIMATIC $)$ |
| U (UND) | $-($ AEG $)$ |

## c) AND NOT exercise:

Serial contact linking commands

| AND NOT | $-($ IDEC $)$ |
| :--- | :--- |
| AND NOT IN | $-($ FESTO $)$ |
| AND | $-($ MITSUBISHI) |
| A(AND) | $-($ SIEMENS-SIMATIC) |
| U (UND) | $-($ AEG $)$ |



| FESTO |  |  |
| :---: | :---: | :---: |
| SF0 SF1 SF2 SF3 | 0001 | LD FLAG 0 |
| H11 | 0002 | AND NOT FLAG 1 |
| - | 0003 | $\begin{aligned} & \text { AND FLAG } 2 \\ & =\text { FLAG } 3 \end{aligned}$ |
| H-H | 0005 | LD NOT FLAG 3 |
|  | 0006 | AND NOT FLAG 4 |
| SF3 SF4 SF5 | $0007$ | $=\text { FLAG } 5$ |

## SIEMENS SIMATIC


d) OR exercise:

Parallel contact linking commands
OR
-(IDEC)
OR
-(FESTO)
OR
-( MITSUBISHI)
O(OR) -( SIEMENS-SIMATIC)
O(ODER) -(AEG)

## e) OR NOT exercise:

Parallel contact linking commands

| OR NOT | -(IDEC) |
| :--- | :--- |
| OR NOT | -(FESTO) |
| ORI(OR INVERSE) | -(MITSUBISHI) |
| ON(OR NOT) | -( SIEMENS-SIMATIC) |
| ON(ODER NICHT) | -(AEG) |

### 2.5. GET COMMUNICATE OF COMMAND BLOCK TOGETHER

a) Serial Contact:

Serial contact


| AND LOD | -(IDEC) |
| :--- | :--- |
| AND LD | -(FESTO) |
| ANB (AND BLOCK) | $-(M I T S U B I S H I)$ |


| $\mathrm{A}(\ldots \ldots \ldots . . . . . . . . . . . . . ~$ | (SIEMENS) |
| :--- | :--- |


b) Parallel Contact:


OR LD -(FESTO)
ORB (OR BLOCK) -(MITSUBISHI)


### 2.6 SET AND RESET INSTRUCTION

If any of the OFF position relay (eg. Input, output register and internal relay) pass the ON position that is from logic 0 to logic 1. Pass instruction called SET command. RESET command is opposite of SET command that is ON position to OFF position, from logic 1 to logic 0 .

Another peculiarity of SET and RESET instructions for working instructions input must be control with relay. It does not require any continuos signal or stroke. That means SET relay always logic 1 position with input relay. If input relay done OFF position does not effect setted relay while that RESET command come.


## IDEC

| 0 | LOD | 1 |
| :---: | :--- | :---: |
| 1 | SET | 210 |
| 2 | LOD | 400 |
| 3 | RST | 210 |
| 4 | END |  |



## SIEMENS



A I 127.0
S Q 127.7
A $\quad$ I 127.1
R $\quad$ Q 127.7
BE


### 2.7.SINGLE OUTPUT INSTRUCTIONS

Our aim is make ON position, on scan time length. With these aim we uise two different relays. First one is which makes control, other one is where we take output. The important point is; while controlling relay passing OFF position to ON, where output relay is 1 scan time length mould pass ON position to OFF. It is unimportant that controlling relay is protecting ON position. When the OFF position relay pass to ON position, we take 1 scan time length from output relay.

### 2.8. JUMP INSTRUCTION

Source peculiarity with JUMP instruction; determined program line or lines makes possive position that jumped by some condition, or conditions. Provided jumped relay is time of the ON position of JUMP command.

## MITSUBISHI

CJP (Conditional Jump)
EJP (End of Jump)


Note: JUMP instructions are between 700-777

Above program is between the 1. and 2. Programs because of using JUMP instruction, 400-numbered input relay when passed logic 1 position, JUMP instruction come to active condition and 2. program jumped 3. program, and 3. program started to work. Because after the EJP, JUMP ending operation instruction.

With 401 numbered input came logic $1(\mathrm{ON})$ jumping operation starts and from CJP 700 until EJP 700 line program line jumps.

Jumping operation goes when X401 OFF. When X401 OFF done program return to work normally and scan operation works line by line.

While X401 OFF position, JMP function does not work. The important point is; before CJP instruction, EJP used must go to last EJP operation. Others will be invalid.

### 2.9 TIMERS

Let's now see how a timer works. Its exactly what the word says... it is an instruction that waits a set amount of time before doing something. Sounds simple doesn't it.

When we look at the different kinds of timers available the fun begins. As always, different types of timers are available with different manufacturers. Here are most of them:

On-Delay timer-This type of timer simply "delays turning on". In other words, after our sensor (input) turns on we wait x -seconds before activating a solenoid valve (output). This is the most common timer. It is often called TON (timer on-delay), TIM (timer) or TMR (timer).

Off-Delay timer- This type of timer is the opposite of the on-delay timer listed above. This timer simply "delays turning off". After our sensor (input) sees a target we turn on a solenoid (output). When the sensor no longer sees the target we hold the solenoid on for x -seconds before turning it off. It is called a TOF (timer off-delay) and is less common than the on-delay type listed above. (i.e. few manufacturers include this type of timer)

Retentive or Accumulating timer- This type of timer needs 2 inputs. One input starts the timing event (i.e the clock starts ticking) and the other resets it. The on/off delay timers above would be reset if the input sensor wasn't on/off for the complete timer duration. This timer however holds or retains the current elapsed time when the sensor turns off in mid-stream. For example, we want to know how long a sensor is on for during a 1 hour period. If we use one of the above timers they will keep resetting when the sensor turns off/on. This timer however, will give us a total or accumulated time. It is often called an RTO (retentive timer) or TMRA (accumulating timer).

Let's now see how to use them. We typically need to know 2 things:
What will enable the timer. Typically this is one of the inputs.(a sensor connected to input 0000 for example)

How long we want to delay before we react. Let's wait 5 seconds before we turn on a solenoid, for example.

When the instructions before the timer symbol are true the timer starts "ticking". When the time elapses the timer will automatically close its contacts. When the program is running on the plc the program typically displays the elapsed or "accumulated" time for us so we can see the current value. Typically timers can tick from 0 to 9999 or 0 to 65535 times.

Why the weird numbers? Again its because most PLCs have 16-bit timers. We'll get into what this means in a later chapter but for now suffice it to say that 0-9999 is 16 -bit BCD (binary coded decimal) and that 0 to 65535 is 16 -bit binary. Each tick of the clock is equal to x -seconds.

Typically each manufacturer offers several different ticks. Most manufacturers offer 10 and 100 ms increments (ticks of the clock). An "ms" is a mili-second or $1 / 1000$ th of a second. Several manufacturers also offer 1 ms as well as 1 second increments. These different increment timers work the same as above but sometimes they have different names to show their time-base. Some are TMH (high speed timer), TMS (super high speed timer) or TMRAF (accumulating fast timer).

Shown below is a typical timer instruction symbol we will encounter (depending on which manufacturer we choose) and how to use it. Remember that while they may look different they are all used basically the same way. If we can setup one we can setup any of them.


This timer is the on-delay type and is named Txxx. When the enable input is on the timer starts to tick. When it ticks yyyyy (the preset value) times, it will turn on its contacts that we will use later in the program. Remember that the duration of a tick (increment) varies with the vendor and the time-base used. (i.e. a tick might be 1 ms or 1 second or...)


In this diagram we wait for input 0001 to turn on. When it does, timer T000 (a 100 ms increment timer) starts ticking. It will tick 100 times. Each tick (increment) is 100 ms so the timer will be a 10000 ms (i.e. 10 second) timer. 100 ticks $\mathrm{X} 100 \mathrm{~ms}=$ $10,000 \mathrm{~ms}$. When 10 seconds have elapsed, the T000 contacts close and 500 turns on. When input 0001 turns off(false) the timer T000 will reset back to 0 causing its contacts to turn off(become false) thereby making output 500 turn back off.


This timer is named Txxx. When the enable input is on the timer starts to tick. When it ticks yyyyy (the preset value) times, it will turn on its contacts that we will use later in the program. Remember that the duration of a tick (increment) varies with the vendor and the time-base used. (i.e. a tick might be 1 ms or 1 second or...) If however, the enable input turns off before the timer has completed, the current value will be retained. When the input turns back on, the timer will continue from where it left off. The only way to force the timer back to its preset value to start again is to turn on the reset input.


In this diagram we wait for input 0002 to turn on. When it does timer T000 (a 10 ms increment timer) starts ticking. It will tick 100 times. Each tick (increment) is 10 ms so the timer will be a 1000 ms (i.e. 1 second) timer. 100 ticks $\mathrm{X} 10 \mathrm{~ms}=1,000 \mathrm{~ms}$. When 1 second has elapsed, the T000 contacts close and 500 turns on. If input 0002 turns back off the current elapsed time will be retained. When 0002 turns back on the timer will continue where it left off. When input 0001 turns on (true) the timer T000 will reset back to 0 causing its contacts to turn off (become false) thereby making output 500 turn back off.

### 2.10. COUNTERS

A counter is a simple device intended to do one simple thing - count. Using them, however, can sometimes be a challenge because every manufacturer (for whatever reason) seems to use them a different way. Rest assured that the following information will let you simply and easily program anybody's counters.

What kinds of counters are there? Well, there are up-counters (they only count up $1,2,3 \ldots$ ). These are called CTU,(count up) CNT,C, or CTR. There are down counters (they only count down $9,8,7, \ldots$ ). These are typically called CTD (count down) when they are a separate instruction. There are also up-down counters (they count up and/or down $1,2,3,4,3,2,3,4,5, \ldots$ ) These are typically called UDC(up-down counter) when they are separate instructions.

Many manufacturers have only one or two types of counters but they can be used to count up, down or both. Confused yet? Can you say "no standardisation"? Don't worry, the theory is all the same regardless of what the manufacturers call them. A counter is a counter is a counter...

To further confuse the issue, most manufacturers also include a limited number of high-speed counters.

High-speed Counter :
Typically a high-speed counter is a "hardware" device. The normal counters listed above are typically "software" counters. In other words they don't physically exist in the plc but rather they are simulated in software. Hardware counters do exist in the plc and they are not dependent on scan time.
A good rule of thumb is simply to always use the normal (software) counters unless the pulses you are counting will arrive faster than 2 X the scan time. (i.e. if the scan time is 2 ms and pulses will be arriving for counting every 4 ms or longer then use a software counter. If they arrive faster than every 4 ms ( 3 ms for example) then use the hardware (high-speed) counters. ( $2 \times \mathrm{xscan}$ time $=2 \times 2 \mathrm{~ms}=4 \mathrm{~ms}$ )

To use them we must know 3 things:
Where the pulses that we want to count are coming from. Typically this is from one of the inputs. (a sensor connected to input 0000 for example)

How many pulses we want to count before we react. Let's count 5 widgets before we box them, for example.

When/how we will reset the counter so it can count again. After we count 5 widgets lets reset the counter, for example.

When the program is running on the ple the program typically displays the current or "accumulated" value for us so we can see the current count value.

Typically counters can count from 0 to $9999,-32,768$ to $+32,767$ or 0 to 65535 . Why the weird numbers? Because most PLCs have 16 -bit counters. We'll get into what this means in a later chapter but for now suffice it to say that $0-9999$ is 16 -bit BCD (binary coded decimal) and that $-32,768$ to 32767 and 0 to 65535 is 16-bit binary.

Here are some of the instruction symbols we will encounter (depending on which manufacturer we choose) and how to use them. Remember that while they may look different they are all used basically the same way. If we can setup one we can setup any of them.


In this counter we need 2 inputs.
One goes before the reset line. When this input turns on the current (accumulated) count value will return to zero.
The second input is the address where the pulses we are counting are coming from.
For example, if we are counting how many widgets pass in front of the sensor that is physically connected to input 0001 then we would put normally open contacts with the address 0001 in front of the pulse line.

Cxxx is the name of the counter. If we want to call it counter 000 then we would put "C000" here.
yyyyy is the number of pulses we want to count before doing something. If we want to count 5 widgets before turning on a physical output to box them we would put 5 here. If we wanted to count 100 widgets then we would put 100 here, etc. When the counter is finished (i.e we counted yyyyy widgets) it will turn on a separate set of contacts that we also label Cxxx.

Note that the counter accumulated value ONLY changes at the off to on transition of the pulse input.


Here's the symbol on a ladder showing how we set up a counter (we'll name it counter 000 ) to count 100 widgets from input 0001 before turning on output 500 . Sensor 0002 resets the counter.

Below is one symbol we may encounter for an up-down counter. We'll use the same abbreviation as we did for the example above.(i.e. UDCxxx and yyyyy)


In this up-down counter we need to assign 3 inputs. The reset input has the same function as above. However, instead of having only one input for the pulse counting we now have 2 . One is for counting up and the other is for counting down. In this example we will call the counter UDC000 and we will give it a preset value of 1000. (we'll count 1000 total pulses) For inputs we'll use a sensor which will turn on input 0001 when it sees a target and another sensor at input 0003 will also turn on when it sees a target. When input 0001 turns on we count up and when input 0003 turns on we count down. When we reach 1000 pulses we will turn on output 500. Again note that the counter accumulated value ONLY changes at the off to on transition of the pulse input. The ladder diagram is shown below.


## Siemens Simatic : Pulse Timer (SP)


10.0 input sensor works T31 timer. When this sensor takes ON position, settled till $200 \mathrm{sec}, \mathrm{Q} 127.7$ out put done 1. Even time over, if input signal 10.0 logic 1, output will reset.

| $:$ | A | I | 0.0 |
| :--- | :--- | :--- | :--- |
| $:$ | L | KT | 200.2 |
| $:$ | SP | T | 31 |
| $:$ | $=$ | Q | 127.7 |

: BE

## Extended Pulse Timer



| $:$ | A | I |
| :--- | :--- | :--- |
| 0.0 |  |  |
| $:$ | L | KT | 100.2 l

This kind of timer controls I100.0 input sensor 13 numbered TIMER. When I100.0 sensor was made 1 , the sensor which was obliged Q127.0 numbered TIMER pass ON position. The important event is the pass of I100.0 to ON position not the time o this sensors ON position. Even I100.0 1msec stays ON position TIMER protects Q127.0 sensor on ON position by the time of T period.

T must stay 8 sec . But mean while 1100.0 T time passed from logic 0 to 1 without second time charging. So TIMER output (Q127.0) protects its ON position again. But it returns beginning again to count from 0 , of the $T$ time.

| $:$ | A | I | 100.0 |
| :--- | :--- | :--- | :--- |
| $:$ | L | KT | 80.1 |
| $:$ | SE | T | 13 |
| $:$ | A | I | 100.1 |
| $:$ | R | T | 13 |
| $:$ | A | T | 13 |
| $:$ | $=$ | Q | 127.0 |

## AEG

In the Teachware A020-020 Plus model;

T1
T8 (8 unit, $0.1 \mathrm{sec}=100 \mathrm{msec}$ rhythm timer)
T9...................T16 (8 unit, $0.025 \mathrm{sec}=25 \mathrm{msec}$ rhythm timer)

In order to 16 unit (T1 $\qquad$ T16) TIMER there are so programs be smallest and biggest time value is 25 msec which is 110 minutes.


| 1 | U | E 1 |
| :--- | :--- | :--- |
| 2 | SL | A 1 |
| 3 | U | T 8 |
| 4 | RL | Al |
| 5 | U | A 1 |
| 6 | $=$ | T 8 |
| 7 |  | 50 |
| 8 | PE |  |

In this example A1 is stetted with E1 output. Reset position is the time of, when T8 pass ON position.

When E1 pass ON position A1 output makes set. By the setting of A1,T8 timer ( present value $50 \times 0.1 \mathrm{sec}=5 \mathrm{sec}$ ) count in its inside 5 sec and at the end of this time logic done 1. As to program; when T 8 is on,A1 output makes resent and T8 output goes OFF position because T8 output is armed reset sensor. The event to care on TIMER present value; chosen TIMER's rhythm times by its number, because of its changes, present value must count right.

The program on above; 413 numbered input sensor and M73 numbered private internal sensor are used to reset 467 numbered counter. Counting input is controlled by 412 numbered input sensor. Present value of counter is showed with K20-20. The input of counter pulse's every present pulse value is lowered 1 degree.

### 2.11. SHIFT REGISTER

## IDEC

This model in PLC shift register unit has studied extensively.

## MITSUBISHI

Internal relay M is used shift register at the some time. So 16 sensor must be 1 group at the same time First helping sensor number, shift register address and following 16 sensor can not use another arm.

## Shift Register Addresses

$$
\begin{aligned}
& \mathrm{M} 100-\mathrm{M} 117=\mathrm{M} 100 \ldots \ldots . . . \mathrm{M} 107 \text {, M110..........M117 }=16 \text { unit } \\
& \text { M120-M137 }=\text { M120..........M127, M130.........M137 }=16 \text { unit } \\
& \text { M140-M157 }=\text { M140..........M147, M150..........M157 }=16 \text { unit } \\
& \text { M160-M177 }=\text { M160.........M167, M170..........M177 }=16 \text { unit } \\
& \mathrm{M} 200-\mathrm{M} 217=\mathrm{M} 200 \ldots \ldots . . . . \mathrm{M} 207 \text {, M210..........M217 }=16 \text { unit } \\
& \mathrm{M} 220-\mathrm{M} 237=\mathrm{M} 220 \ldots \ldots \ldots . \mathrm{M} 227 \text {, M230.......... } \mathrm{M} 237=16 \text { unit } \\
& \mathrm{M} 240-\mathrm{M} 257=\mathrm{M} 240 \ldots \ldots . . . \mathrm{M} 247 \text {, M250.......... M257 }=16 \text { unit } \\
& \mathrm{M} 260-\mathrm{M} 277=\mathrm{M} 260 \ldots \ldots . . . \mathrm{M} 267 \text {, M270..........M277 }=16 \text { unit } \\
& \mathrm{M} 300-\mathrm{M} 317=\mathrm{M} 300 \ldots \ldots . . . \mathrm{M} 307 \text {, M310.......... M317 }=16 \text { unit } \\
& \mathrm{M} 320-\mathrm{M} 337=\mathrm{M} 320 \ldots \ldots \ldots . \mathrm{M} 327 \text {, M330..........M337 }=16 \text { unit } \\
& \mathrm{M} 340-\mathrm{M} 357=\mathrm{M} 340 \ldots \ldots \ldots . \mathrm{M} 347 \text {, M350............... } 357=16 \text { unit } \\
& \mathrm{M} 360-\mathrm{M} 377=\mathrm{M} 360 \ldots \ldots \ldots . . \mathrm{M} 367 \text {, M370.......... } \mathrm{M} 377=16 \text { unit }
\end{aligned}
$$



1-Data input: Data signal which must be given to Register, is designed ON-OFF position to X 411 sensor. Data, entered to register, firstly apply to M100 register. But every shift operation can make by shift pulse.
2-Shift pulse: It is shift input which is transferred to M100 by X411 entered data but while X 412 is passing from 0 to 1 . It can be used 72 numbered which produces 100 msec time pulse or 73 numbered which produces on msec time pulse generator instead of X412.

3-Reset input: X413 input sensor is used for reset of the above. So all the register sensor with X413's passing OFF position to ON position makes reset and pass of position (M100 M117).

(1100110000111100) data is applied with X411 data input on the above example. In here the important thing is decisive position of data $m$ the shift pulse time. For example, 1 data's is in A point 1 data's is in B point 0 data's is in C point examples.

Decisive position in D point is 1 , because while shift pulse going from 0 to 1 ; data value stayed decisively periods 1 pulse time in ON position, so D point of data's the time of going from 1 to 0 , shift pulse which is still formed, can't catch and it can't be seen and examples the time of going from 1 to 0 of 14 pulse.

If you attend $E$ area of data diagram; it can't be exampled by data which is between 8 and 9 pulse and it doesn't accept like this data. According to this, for to load of data's to registers is the time of passing the time of piece of referans shift pulse $(\mathrm{OFF} \rightarrow \mathrm{ON})$

### 2.12. COMPUTING FUNCTION

one of the most important peculiarity of PLC system is computing and data embroidery function. As a main structure, PLC has this peculiarity.

Some of these are:

1) Addition
2) Subtraction
3) Multiplication
4) Division
5) BCD Binary Converter
6) BINARY BCD Converter
7) 4 DIGIT Comparation
8) 16 Bit Data Loading
9) 8 Bit Data Loading
10) Data Saving-Decrease
11) 16 Bit Data Store
12) 8 Bit Data Store
13) Data Display
14) BCD Shifting Left
15) Data Shifting

## SIEMENS (Simatic) Comparison Function

In comparison operations:

$$
\begin{aligned}
& !=\mathrm{F} \text { (equal) } \\
& \neq \mathrm{F}(\text { not equal }) \\
& >\mathrm{F} \text { (big) } \\
& >=\mathrm{F} \text { (big equal) } \\
& <\mathrm{F} \text { (small) } \\
& <=\mathrm{F} \text { (small equal) }
\end{aligned}
$$

Instructions are used for make desired comparison, and if YES decision is reached, Q output will give ON position $>\mathrm{F}$ control was done at the above. According this, IB0 value which is in ACCU2 will be compared with IB1 in ACCU1, if ACCU2>ACCU1, Q100 will remove ON position. If this condition is not provide, Q100 will stay OFF position.

Arithmetically +F instruction will provide addition of 2 complete number this instruction add ACCUM1 and ACCUM2, of for -F instruction distinct the 2 number.

From ACCU2's contents will distinct ACC1's contents.

## CHAPTER III

## DETAIL ANALYSIS OF PROGRAMMING

### 3.1 BASIC INSTRUCTION WORD

## Instruction word list

a) Basic Instructions:

| Symbol | Name |
| :---: | :---: |
| LOD | Load |
| AND | A. ${ }^{\text {d }}$ \% |
| OR | OR |
| OUT | Output |
| MCS | Master Control Set |
| MCR | Master Control Resent |
| SOT | Single Gutput |
| T14 | Timer |
| CNT | Counter |
| SFR | Shift Repjster |
| END | End |
| SET | Set |
| RST | Rese: |
| J.f? | Jump |
| JEND | Jump End |
| VOT | Sut |
| FL' | Function |

## b) FUN (Function) Instructions:

We can divide the instructions into 2 parts. These are ;
One - address instruction
Two - address instruction
There are 2 kinds of address instruction. Generally first address is the instruction word. In LOD, AND, OR, OUT, SET, RST, SOT instructions; there is a instruction word and number and addressing is obstructed with this that single addressed instruction.

Two addressed instructions; SFR, SFR NOT, TIM, CNT, FUN 100-146, FUN 200-246, TIM FUN, CNT FUN, FUN 147 and FUN 300. In this instructions first addresses are give instruction word and instruction numbers (Except FUN 147, FUN 300). As for second addresses are present peculiarity according to instruction.

There are some deliver numbers that referenced by FA1J at the below.
c) Input:
0........... 7,10
17, 20
.27, 30
.37, 40
47, 50. 57,
60.
$67,70 \ldots . . . . . . .77$ are numbered like this. In here inputs are considered to OCTAL system which is between $0-77$. If you attend $8,9,18,19,28,29, \ldots \ldots . . . . .78,79$, numbers are not used. In octal there are 64 unit input number between 0-77 (except 8 and 9 ).

input there are 64 unit output numbers between 200-277 (except 8 and 9).
e) Internal Relay:

| $400-407$ | $490-497$ | $580-587$ |
| :--- | :--- | :--- |
| $410-417$ | $500-507$ | $590-597$ |
| $420-427$ | $510-517$ | $600-607$ |
| $430-437$ | $520-527$ | $610-617$ |
| $440-447$ | $530-537$ | $620-627$ |
| $450-457$ | $540-547$ | $630-637$ |
| $460-467$ | $550-557$ | $640-647$ |
| $470-477$ | $560-567$ | $650-657$ |
| $480-487$ | $570-577$ | $660-667$ |

There are 240 units ( $30 \times 8=240$ ) internal relays between 400 and 697 , we can appoint the TIMER, COUNTER or FUN outputs to the any of 240 sensor and then can use of this sensor for take new data or count value.

## f) Special Internal Relay:

There are 16 units become 700-707 and 710-717. As an example of these, we can use the signal generator which produces 1 sec clock sign, that means we can use 1 Hz clock pulse sing ready


We can use the signal generator which produces 0.1 sec clock sign that means 10 Hz clock pulse sign ready.

g) Timer:

There are totally 80 unit timers between 0 and 79. If you attent you can use 8 and 9. You can use any of TIMER that include 0 and 79. In there its enough to know for you that totally there are 80 unit TIMER that include 0-79.
h) Counter:

Totally there are 45 unit counter between 0 and 44. If you attent you can use 8 and 9.

## i)Reversible Counter:

It is counter which can be counted forward or review. While other counters can only count forward counters number 45-46 can count forward or review. Counter 45 has up and down pulse input edge yet counter 46 is connected to only one input of up/down situation and when this edge is 1 up and when it be comes 0 it counts down.
j) Shift Register:

There are 128 shift register between 0 and 27 including 8-9.

## k) Single Output:

We can use 96 SOT functions between 0 and 95 including 8-9.

## 1) Data Register:

Between DRO and DR99 and between 800 and 899, we have 100 data register.

### 3.2 FA1J SERIES ALLOCATION NUMBERS OF SPECIAL RELAYS

As known special relays are 700 and 717 relays except 708 and 704 from these numbers 700 and 705 are unused.

701 and 702 Start Control: When input number 0 , which used to start the program is on or if number 500 has been appointed to automatic start process. It starts to turn the program on. Special relays 701 and 702 are off the process of the program is stopped.

703 All Output OFF: All outputs between 200 and 277 are off when special relay 703 turns into ON.

704 Initialize Pulse: Special flag ( 1 scan time) 704 becomes on as much as the time equalling 1 scan time. When program FA1J started being processed.

704 Numerical Value Error: Is there an error in computing instructions results. 706 becomes on for example; if the result of a subtraction process is lower than -10.000 , special relay 706 becomes on. They make sure that the program is correct from the point of view numerical process while they register the programs.

707 Curry and Borrow: It there is carry or borrow in the results at computing instructions. 707 is set for example; in a addition process the total of 2 numbers are higher than 9999,707 is on.

7131 sec. Timer Reset: When 713 is on special relay 714 is always reset mode.

7141 sec . Clock: It is possible to take signal generator producing clock sign for one second or clock pulse sign for 1 Hz from special relay 714.

715 100-msec. Clock: We can remove our clock pulse that is for 10 speed by using special relay output of 715 with this sign.

716 Timer/Counter Preset Value Changed: Special relay 716 becomes on when timer counter preset value has been changed into unit of FA1J CPU. It is possible to delete 716 when pressed key of TR S, ENTR and ENTR. If a program is registered in memory.

717 In-operation Output: Relay 717 is always on while FA1J is operating of the program has ended this relay becomes off.

### 3.3. BASIC INSTRUCTION

Each program written in PLC are started in 2 ways. One at these that we can draw the program with its symbols in the location called Ladder Diagram and load it to the computer as this. The second one is that we can make direct attribution using the key team of PLC. Because of this it will be told example symbol and attribution us. Instructions later whole LOD instruction and the other instructions are being stated.

## a) LOD Instructions:

This instructions is used at the beginning of logic diagram lines. It can be used once back by back or more than once to determine the situation at the beginning of the instructions such as AND LOD, OR LOD, SFR, CNT, TIM. As you see below an input relay is wanted to be loaded as a program. Symbol of it is declared as a show in ladder diagram. Program list from the statement.

This program is loaded as 0 LOD 1 and 0 which is seen an address must be given in each line of the end one by one starting from each line of the program. Value is appointed to each line orderly. We have mentioned before which numbers are separated for shift register, output, input, special relay, timer counter. Imaginary internal relay at the machine PLC.

We can divide our load process into 4 groups according to our functions.

## b) Input, Output, Internal and Special Relays:

In the examples above example relay circuit of relay in ladder diagram and how the process of key and as a result of this the format seen in deplay was given.

- We can choose a value between 0 and 77 except 8 and 9 in the example of input.
- We can choose a value between 200 and 277 except 8 and 9 in the cxample of output.
- We can choose a value between 400 and 697 except 8 and 9 in the example of intemal relay.
You caf use special relay which you need are between $700-717$ in the example of special relay for exampte I use pulse generator of clock for one speed with special relay 714 .


## e) Timer:

I wanted to use T8 timer from the 80 timers between 079 including. 8 and 9 here and you see how the load process had been done.

## d) Counter:

You can use any counter between 0 and 46 including 8 and 9 . Load process is the sume as aside.

## e) Shift Register:

You can use any register from 128 of them between 0 and 127 including 8 and 9. Shift register numbered 1 was leaded in the next side.

## f) AND Instruction:

It is same as AND logic we studied in Logic lessons. Both keys that are connected each other rapidly are on, output is on and is the other situations it becomes OFE in logic. In a multiplying processes both inputs are 1 than output is 1 . And had it ended with 2 limit switches and 1 solenoid valve in order to understand the logic better. In diagrams, it is stated as relay ladder diagram and logic diagram. So we can tell that LSI relay A and LS2 relay is B input and output is. Y. In such equality it is that $\bar{Y}=A \cdot B$ afcording to the compulsion of Boolean. If both inputs are 1 (ON) $Y$ output will be ON. In other 3 probabilities, output $Y$ will be $\theta(O F F)$ : You can see this in the table of truth:

As known, the series of TTL is Logic entegrate containing 4 and gate with 2 inputs in 7408. As in the circuit $1 / 4$ fras been made equal to ladder daygram by using 7408. In both of them the function of output and working are same.

## g) OR Instruction:

Or instruction has the same furctions as or gate logie we studred in logic lessons. In here, just onty one of the keys are OFF or 1 is enough for output to be 1 as 2 keys are connected in the parallel way. As a result there is addition process and in this process one of the 2 parallel inputs is enough to be one 1 gave 2 important information's with or instruction One as them is out function that is symbolised with 200 in the circle. I will speak about out function 2 of 3 classes later. But now, I gave output of parallel circuit, output 200 for the first time it means that: I mentioned that special relay 704 is a clock pulse generator that has $\mathrm{f}=\mathrm{H} \mathrm{Hz}$ You see signal of clock pulse in the diagram. We determined time of I and 0 in input relay of 36 by chance now so that nothing will be by chance in the following lessons. Let's accept that there is a time diagram for to learn or let's assume that input 36 is gained by making ON/OFF in the form. If we think that output 200 is conrrected to a lamb, the situations that tamb with be on are the times that output 200 is 1 .

In this example, in order to understand or instructions better firstly, 2 limit switches were connected to each other rapidly and shown a ladder diayram and a solenoid valve contrel in output of it. And same circuit has been gained Logic equality by usitrg onty lor gate of integrate of 7432 . It is enough to make on only one of the inputs for the outputs to be ON in 3 equaliavence circuit to make output OFE it is necessary to make both parallel inputs OFF. This position was shown in the truths table below.

## h) NOT instractions:

It has the same duty as NOT gate that you studied in the logic lessons. We take the opposite of the sign. If we have a look of the example above, they take the opposite of input relay 1 in PLC. If you carry out 1 logic level to input 1 from the outside, the sign is going to continue from $B$ point as logic 0 , because of the instruction of LOD NOT 1

## NEAR EAST UNIVERSITY

## Faculty of Engineering

Department of Electrical and Electronic Engineering

## FULLY CONTROL A PARKING AREA WITH (PLC)

Graduation Project EE 400

Student: Ömer Doğan (960355)

Supervisor: Mr. Özgür C. Özerdem

Lefkoşa- 2001

## CONTENTS

ACKNOWLEDGEMENT ..... i
ABSTRACT ..... ii
INTRODUCTION ..... 1
CHAPTER I ..... 3
1.1. THE TYPES OF PLC ..... 3
a) PLC Size And Practise ..... 4
b) I/O Unit. ..... 4
c) Different I/O Units. ..... 6
d) Analog Input/Output Unit ..... 11
e) CPU ..... 11
f) Processor Memory Module ..... 12
1.2. MEMORY DESIGN ..... 12
a) I. Group Memories ..... 13
b) II. Group Memories ..... 13
1)PROM
2)EPROM
3)EAROM
4)EEPROM
1.3. PROGRAMMING DEVICES. ..... 14
CHAPTER II ..... 16
2.1. PLC PROGRAMMING SOFTWARE ..... 16
2.2. CREATE OF LADDER DIAGRAM. ..... 16
a) Start Command. ..... 16
b) AND and OR Exercising. ..... 18
c) Output Stored Exercises ..... 18
2.3. SPECIFICATION OF EXAMINED PLC. ..... 19
a) Mitsubishi F1 20 MR ..... 19
b) Siemens Simatic S5-90U ..... 20
c) AEG Teachware Modicon A020 ..... 20
d) FESTO (FPC 202C) ..... 21
2.4. CREATING COMMAND LINE FOR LOGIC PROCESS ..... 22
a) Loading Of Close And Open Contact. ..... 22
b) AND Exercise ..... 24
c) AND NOT Exercise. ..... 24
d) OR Exercise ..... 25
e) OR NOT Exercise. ..... 25
2.5. GET COMMUNICATE OF COMMAND BLOCK TOGETHER ..... 26
a) Serial Contact. ..... 26
b) Parallel Contact. ..... 26
2.6. SET AND RESET INSTRUCTION ..... 27
2.7. SINGLE OUTPUT INSTRUCTIONS ..... 29
2.8. JUMP INSTRUCTION ..... 29
2.9. TIMERS ..... 30
2.10. COUNTERS ..... 33
2.11. SHIFT REGISTER ..... 40
2.12. COMPUTING FUNCTION ..... 42
SECTION III ..... 44
3.1. BASIC INSTRUCTION WORD ..... 44
a) Basic Instructions. ..... 44
b) FUN (Function) Instructions ..... 44
c) Input. ..... 45
d) Output ..... 45
e) Internal Relay ..... 45
f) Special Internal Relay ..... 46
g) Timer ..... 46
h) Counter ..... 46
i) Reversible Counter. ..... 46
j) Shift Register. ..... 47
k) Single Output. ..... 47

1) Data Register ..... 47
3.2. FA1J SERIES ALLOCATION NUMBERS OF SPECIAL RELAYS ..... 47
3.3. BASIC INSTRUCTION. ..... 48
a) LOD Instructions ..... 48
b) Input, Output, Internal and Special Relays ..... 48
c) Timer. ..... 49
d) Counter. ..... 49
e) Shift Register ..... 49
f) AND Instruction. ..... 49
g) OR Instruction. ..... 50
h) NOT Instructions ..... 50
SECTION IV ..... 51
4.1. CHOOSING INSTALLATION AND COMMISSIONING OF PLC SYSTEM. ..... 51
4.2. FEASIBILITY STUDY. ..... 51
4.3. DESIGN PROCEDURE FOR SYSTEM. ..... 52
a) Choosing Programmable Controller ..... 52
b) Size and Type of PLC System. ..... 53
c) I/O Requirements. ..... 53
d) Memory and Programming Requirements. ..... 54
e) Instruction ..... 57
4.4. INSTALLATION ..... 57
4.5. TESTING AND COMMISSIONING ..... 59
4.6. a) Soft Ware Testing and Simulation. ..... 60
4.6. b) Installing and Runningn The User Control Program. ..... 64
MY PROJECT ..... 65
CONCLUSION ..... 69
TABLE OF SYMBOL ..... 70
APPENDIX ..... 71
REFERENCES ..... 100

## ACKNOWLEDGEMENTS

I must first acknowledge some depts from my more distance past. To my parents for their support to an upwardly mobile son. To my friend Murat Muhammet GÜVEN, Mehmet KINSIZ, for his helps.

I want to thanks separately to my teachers that during my education they support me, the Dean of Engineering Faculty Prof. Dr. Fakhreddin MAMEDOV, Head of Electrical \& Electronic Department Prof. Dr. Fakhreddin MAMEDOV and also Mr. Özgür ÖZERDEM, Mr. Kaan UYAR, Assis. Prof. Dr. Kadri BÜRÜNCÜK.

And finally, I want to thanks everybody who helped and supported me to come to todays and graduated from a university.


#### Abstract

PLC (Programmable Logic Controllers) is a thing that programmable with computer support to take more efficiency from time and workers. It is divided into two parts. Hardware and software.

The hardware are the parts of machine those are CPU , I/O device and Programming device. CPU is basic microprocessor system and it carries out as control sensor, counter, timer function: CPU carries out stored user program in memory will input informations from various sensor circuits and can sending suitable output to commands and control circuits. I/O Module receives 120 VAC signal in device or processing device and transforms 5 VDC signal form

There are many specialisation such as timer, counter, master control set, which works data and controis program, master control reset, JMP. There are command which are mathematics process that are comparator processes. These are the main function and feature of software part of PLC.


## INTRODUCTION

In the late 1960's PLCs were first introduced. The primary reason for designing such a device was eliminating the large cost involved in replacing the complicated relay based machine control systems. Bedford Associates (Bedford, MA) proposed something called a Modular Digital Controller (MODICON) to a major US car manufacturer. Other companies at the time proposed computer based schemes, one of which was based upon the PDP-8. The MODICON 084 brought the world's first PLC into commercial production.

When production requirements changed so did the control system. This becomes very expensive when the change is frequent. Since relays are mechanical devices they also have a limited lifetime which required strict adhesion to maintenance schedules. Troubleshooting was also quite tedious when so many relays are involved. Now picture a machine control panel that included many, possibly hundreds or thousands, of individual relays. The size could be mind boggling. How about the complicated initial wiring of so many individual devices! These relays would be individually wired together in a manner that would yield the desired outcome.

These "new controllers" also had to be easily programmed by maintenance and plant engineers. The lifetime had to be long and programming changes easily performed. They also had to survive the harsh industrial environment. That's a lot to ask! The answers were to use a programming technique most people were already familiar with and replace mechanical parts with solid-state ones.

In the mid70's the dominant PLC technologies were sequencer state-machines and the bit-slice based CPU. The AMD 2901 and 2903 were quite popular in Modicon and A-B PLCs. Conventional microprocessors lacked the power to quickly solve PLC logic in all but the smallest PLCs. As conventional microprocessors evolved, larger and larger PLCs were being based upon them. However, even today some are still based upon the 2903. Modicon has yet to build a faster PLC than there $984 \mathrm{~A} / \mathrm{B} / \mathrm{X}$, which was based upon the 2901.

Communications abilities began to appear in approximately 1973. The first such system was Modicon's Modbus. The PLC could now talk to other PLCs and they could be far away from the actual machine they were controlling. They could also now be used to send and receive varying voltages to allow them to enter the analogue world. Unfortunately, the lack of standardisation coupled with continually changing technology has made PLC communications a nightmare of incompatible protocols and physical networks.

The 80 's saw an attempt to standardise communications with General Motor's manufacturing automation protocol (MAP). It was also a time for reducing the size of the PLC and making them software programmable through symbolic programming on personal computers instead of dedicated programming terminals or handheld programmers.

The 90's have seen a gradual reduction in the introduction of new protocols, and the modernisation of the physical layers of some of the more popular protocols that survived the 1980's. The latest standard (IEC 1131-3) has tried to merge plcprogramming languages under one international standard. We now have PLCs that are programmable in function block diagrams, instruction lists, C and structured text all at the same time! PC's are also being used to replace PLCs in some applications. The original company who commissioned the MODICON 084 has actually switched to a PC based control system.

## CHAPTER I

### 1.1. THE TYPES OF PLC

In general, PLC divides to three sections;
*Central Processing unit(CPU)
*The input/output section
*The programming device


Figure.1.1.1. PLC sections
(CPU), PLC system and there are various logic circuit gates. CPU is basic microprocessor system and it carries out as control relay, counter, timer functions. CPU carries out user programs stored in memory and read input data from various sensor circuits and can send suitable outputs to commands and to control circuits.

Direct current power supply must be used for the low level voltage that these are using in processor and I/O models. This power supply is a part of CPU. PLC system is independent in its structure and also it can be dependent to its system.

I/O system forms can be connected to controller by other devices. The aim of interface is to send various signals and to take situations to external devices. The output devices for example, motor starters, solenoid valves, indicator lights connected to terminals on the output module.

The desired program loads to processor's memory by programming device or terminal. This program can enter to relay during using ladder logic. Program can be obtained till the main control or machines by sequential processes.

## a) PLC size and practice:

There are 3 different categories of PLC; as small, medium and large.
*In small group category, PLC has bigger than input/output of 128 I/O and bigger than memory of 2 KB .
*In medium group category, PLCs have bigger than memory of 32 KB and 2048 I/O. Special I/O module provide easily adaptation in process control practice, analog functions like temperature, press, current, weight and position.
*In large category, PLCs have bigger than 750 KB memory and bigger than input/output of 8192 I/O. This group is for unlimited practice to give force.

Nowadays, PLCs are used in all area of industry along in chemistry, automotive industry production of steel and paper factory.

## b) $1 / 0$ unit:

I/O unit forms is the input/output rack of PLC. I/O unit receives 120 Vac signal in device or processing devices and transforms 5 Vdc signal form. In output units controller signals ( 5 Vdc ) are used to devices or processor control as 120 Vac. These output signals provide low current control that used in power electronic elements or optic isolators. Input/output unit in PLC can be put in the same structure or different structure with CPU. This standard input/output unit is in the following shape.


Figure. 1.1.2. In the same structure CPU with PLC I/O unit

Between processor and I/O rack communication different connection cables are permitted. This condition is as the following figure 1.1.3.


Figure.1.1.3 Between Processing I/O Racks communication

I/O units each input/output has a special address. These addresses are known by the processor. To connect output/input an element with I/O or separating is very easy and quick. Furthermore to change with an another module is very easy. ON/OFF condition of I/O circuit each module shows with light. Many output modules have rubbish fuse indicator.

## c) Different I/O units:

Many output I/O units are from this type and most useful is interface module. This type interface provides to link of inputs as selector switches push buttons and limits switches. However, output control lights small motor solenoids sensor and motor starters limit it. Which have ON/OFF contacting control. Each different I/O module takes its power from common voltage sources. These voltages can be different size and type. These are showed in the following table.

| Input Interface | Output Interface |
| :--- | :--- |
| $24 \mathrm{Vac} / \mathrm{dc}$ | $12-48 \mathrm{Vac}$ |
| $48 \mathrm{Vac} / \mathrm{dc}$ | 120 Vac |
| $120 \mathrm{Vac} / \mathrm{dc}$ | 230 Vac |
| $230 \mathrm{Vac} / \mathrm{dc}$ | 120 Vdc |
| $5 \mathrm{Vdc}(\mathrm{TTL}$ level) | 230 Vdc |
|  | $5 \mathrm{Vdc}(\mathrm{TTL}$ level) |



Figure.1.1.4 AC input interface block diagram

Shows that entries block diagram for an alternative current to input module. Input circuit compose of to main section as power and logic section.


Figure.1.1.5. Simplified Circuit For a AC Module


Figure.1.1.6. Linking To PLC Input Unit of 220 V Input

Figure 1.1.4 and 1.1.5 shows figural diagram of Ac input module for input, also figure 1.1 .6 shows connect terminal.

When push button shuts down, bridge type treatment exercise 220 V AC voltage from $R_{1}$ and $R_{2}$ resistance's.

Zener diode (ZD) voltage limit regulates according to low level voltage.
When light come to processor from led with phototransistor that means low level voltage (SV'dc) is transmitted.

Optic isolator separates high AC voltage from logic circuits also protects to processor from damages, which comes from temporary line voltage change.

Furthermore, optic isolator protects to processor from effect of electrical noise.
Kuplaj and isolation can be created with using a pulse transformation.


Figure. 1.1.7 typical a block diagram of output interface module.

Figure. 1.1.7 shows typical a block diagram of output interface module. Also output module, as input module, composes of two departments such as power and logic.

Device in output is controlled by the 5 V comes from logic unit. In this unit, processor sets output conditions.

When processor, led, in optic isolator, distributing light exercises an output voltage ( $5 \mathrm{~V}^{\prime}$ dc), however, phototransistor is switching and conducting. This means that to detect and conduct of triac, and lamp, that uses as output element, turn on ON condition.

When led in logic unit turn off, logic become 0 condition and phototransistor cannot conduct. If a DC device in output will be controlled, it is carried with circuit.

PLC device will not be damaged from optic isolation that will be from power department.

If many high fast ON-OFF is necessary, in right current transistor and also alternative current triac circuits are used. Current cannot pull on PLC from output modules. Maximum current capacity of each device exists in their catalogs of that model.

In high currents instead of triac or other effect elements, standard relay must use as table 6. There are output/input unit as analog/digital translator (ADC) and digital/analog translator (DAC) that it is necessary for feedback control exercises in PLC devices.


Figure. 1.1.8 Simplified circuit of an AC output module.


Figure. 1.1.9 Internal wire connection typical an output module


Figure. 1.1.10 Sensor connection points


Figure. 1.1.11 Symbols of output control circuit

## d) Analog input/output unit (I/O modules):

First produced PLCs only had been limited with separate I/O interfaces which had been allow to link to ON/OFF device. Because of this limitation many of processing exercises could be as part controlling by PLC. Also in days PLCs included analog interface and separate ( $I / O$ ) input/output interface, which carries out practically many of control process. An analog input module takes analog current and voltage that is taken off analog input and it changed to digital data form by an Analog Digital Converter $(\mathrm{ADC})$. In this condition turning levels are shown as 12 -bit binary or 3 digit BCD that is rates with analog signal. Analog sensor elements are transducers as heat, light, velocity, pressure, and wet sensors. All these sensors can be linked to analog input

Analog output interface module takes digital data from processor, charges rate with voltage and current and controls a device as analog. As a whole digital data passes from Digital/Analog output device are small motors, valves and analog measure devices.

## e) CPU (Central Processing Unit):

Central Processing Unit provides to communicate between power supply and processor memory modules. In figure $1.2 .12 b$ it can find covered both of two units.

CPU statement is often used as mean of processor statement. Processormemory creates a big unit of CPU, which is programmable brain of controller. In this unit, there are microprocessor, memory chips, information reading and request data from memory, programming device and communication circuits, which is necessary for processor.

Development of PLC is parallel with increasing especially of CPU. In our day PLC systems carry out logic processing furthermore they have some especially such timer, counter, data storing, main addition-subtraction, multiplication-division processes, compare processes, code converter processes.

a) Simplies of CPU Structure

b)

Figure. 1.1.12 CPU; the elements of central processing unit (a) the structure of simplified CPU (b) power supply unit different from CPU.

## f) Processor-Memory Module:

CPU is the brain of programmable of controller and a big part of CPU family forms from processor memory unit. This module cover microprocessor, memory chips programming device and necessarily communication circuits for processor interface.

Furthermore processor carries out other functions. For example, it carries out timer, counter, compare, keeper and addition, subtraction, multiplication and division functions, which are four main functions of mathematics.

### 1.2. MEMORY DESIGN

Memory is used to store data. This stored information is related with which output sign will be store as, which shows input, and the structure of program necessary amount of memory. It stores special information parts, which is named as memory bit. 1 byte $=8$ bit, 1024byte $=1$ kbyte and the number of memory capacity is stated these units.

The memory types are divided into two groups;
The first group: the energy of power supply is cut that supplied memory, it means that memory had been erased. Also second group: hide information cannot lose if the energy is cut. But to change of includes of those types of memories, there is a necessary a special system.

## a) I. Group Memories:

First group memories are Random Access Memory (RAM) and Read/Write (RIW). In these types memories if the energy is cut, the information is lost. If RAM is supplied program can be stored by battery that battery is in PLC device. When battery energy finishes, program will be erased.
b) II. Group Memories:

It is Read Only Memory (ROM). The type memory can be erased and programmable. It is divided four into groups;

1) PROM (Programmable Read-Only Memory): it is a special type of ROM. PROM memory allows to writing of information in chip, these information are provided or there were at the beginning. The information can be written into ROM only one time.

The main disadvantage of PROM is no erasable and no Programmable. In PROM programming is doing as dissolve and pluck logic, for this reason, the erasing of erasable connections is process that there is no to turn back. For this reason, firstly all mistake control process must be finished.
2) EPROM (Erasable Programmable Read-Only Memory): this type is the memory type that is used in PLC devices. Written programmable firstly, is store in EPROM memory and is sent central processing unit.
3) EAROM (Electrically Alterable Read-Only Memory): It is like EPROM memory, but to erase and ultraviolet light supply is not necessary. EAROM chip to clean by erasing, an eraser voltage is exercised to suitable pin. When chip erases one time, it can be programmed again.
4) EEPROM (Electrically Erasable Programmable Read-Only Memory): In EEPROM memory type, when energy is cut, information cannot lose as EPROM. Special device is not necessary in writing and erasing processing. EEPROM or EPROM memories that are mounted to PLC make runs as stored program into records.

Data table stores information's, that are necessary to carry to the program, which includes information's such as output and input conditions, timers, and counter results and data records. Includes of table is divided two groups as conditions data and numbers (or codes) 0 and 1 conditions are ON/OFF conditions of information that records the place of bit. Data table is divided 3 sections. Input view table stores the condition of digital input that relations input interface circuits. As ON/OFF condition, in this unit results of input are stored as zero (0) or one (1).

Output view memory is order of bits that control the digital condition of devices which links interface of output. The logic conditions of output units are stored in this memory and it is taken from this logic level memory and transfers to output unit.

### 1.3. PROGRAMMING DEVICES

The most important one of features of programmable controller is to have programming elements, which are useful. Programming device provides transformation between operator and circuit of controller. (Fig. 1.3.1)


Figure. 1.3.1. Transformation of PLC Circuits

Programming terminal relation between PLC memory and monitor. User sends programming device and PLC control program to device.

Generally, industrial CRT terminals in many devices are used for programmable controllers. These terminals include indicator units, keyboards and CPU and they provide to communicate necessary order.

The advantage of CRT is to check program is easily on monitor.
In small PLCs programming is used cheap, moveable, small and mini programmable devices. The monitor of this type of programming monitor is liquid crystal screen instead of CRT tube, which name LCD. On mini program there are LCD monitor program coding keys and special functions keys. FA2 of programming device IDEC FA1 Junior module is shown at table 1.3.2.

FA-2 PROGRAMMABLE CONTROLLER


Figure. 1.3.2. Programming Device of IDEC FA-1 PLC.

## CHAPTER II

### 2.1. PLC PROGRAMMING SOFTWARE

In this section, PLC programming fundamental is prepared, student's capacity, which met PLC programming, is considered first time.

AND
OR
NOT
NAND
NOR
SET
RESET

Furthermore there are many specialisations such as TIMER, COUNTER, and MASTER CONTROL SET (MCS), which works data and controls PROGRAM, MASTER CONTROL RESET (MCR), JMP. There command which are mathematics process that are comparator processes $(=,<,>$ ).

In all PLC systems, to create logic process is programmed as the same are carried out some function. However, the main logic is the same that TIMER, COUNTER and SHIFT REGISTER functions are to get command and programmed but there can be some differences.

### 2.2. CREATE OF LEADER DIAGRAM

## a) Start Commands:

These commands are first element of program. There are two type contact conditions as at table 2.2.1. First normally is open also second close.

Normally, starting with open contact this program command is to get command as LD IN, LD, LOD A, on PLC device. And also close contact is stated as LDI, LD NOT, LOD NOT, AN.

| LADDER SYMBOL | COMMAND LINE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IDEC | FESTO | AEG | Mitsubishi | Siemens | OMRON |
|  | LOD F | LD FLAG F <br> LD IN F | UF | LD F | AF | LD F |
|  | $\left\lvert\, \begin{aligned} & \text { LOD } \\ & \text { NOT F } \end{aligned}\right.$ | LD NOT FLAGF <br> LD NOT IN F | UN F | LDIF | AN F | $\begin{gathered} \text { LD NOT } \\ F \end{gathered}$ |

Table 2.2.1. Load Exercising

Note: in table F value is constant and input/output interval relay, special relay, timer, counter can be SFR number.

According to this table at MITSUBISHI and HITACHI model normally open contact is shown with LD, also close contact is shown with LDI.

Also at AEG PLC, U (UND) command is used for open contact and (UN) UND-NICHT command is used for closed contact.

Also at SIEMENS PLC, A (AND) command is used to open contact and AN (AND-NOT) is used for closed contact.

At OMRON PLC, open contact is shown LD, also close contact is shown with LD NOT.

Also at FESTO PLC, open contact LD FLAG is used for flag load other conditions LD IN command is used to contact load. In normally, also close contact is programmed for flag exercising as LD NOT FLAG... For other contacts are programmed as LD NOT IN...

## b) AND and OR Exercising:

| LADDER | COMMMAND LINE |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUIMBOL | IDEL | Рب\%" | AELC | 3T191/RPHI | Siemman A Mastic | Obaten | Hrcacin |
|  | Lon $x 1$ AND $X 2$ | (1) IN X X AND DN X: | $\begin{aligned} & U X 1 \\ & U \times 2 \end{aligned}$ | [JI XI ANH XI | $\left\lvert\, \begin{array}{ll} A X 1 \\ A X 2 \end{array}\right.$ |  | $\begin{array}{ll} \text { LD } & \Sigma 1 \\ A_{1} N D & x 2 \end{array}$ |
| ${\underset{f}{x_{1}}-x_{1}^{x_{2}}}_{1}$ | $\begin{aligned} & \text { Lob } \mathrm{Xn}_{1} \\ & \operatorname{sND} \text { Nor } \times 2, \end{aligned}$ | LD is X 1 AND NCTT IN X2 | $\begin{aligned} & \mathrm{E} \mathrm{Xj} \\ & \text { LNX2 } \end{aligned}$ | C.1) $\times 1$ AN1 88 | $\left.\right\|_{A X I} ^{A X I}$ | LD 11 AND NOT YZ | $3 \begin{array}{\|cc\|} \hline \text { LD } & x] \\ \text { ANI } & \\ \hline \end{array}$ |
|  | $\left\lvert\, \begin{array}{ll} \text { labl } & \times 1 \\ \text { oft } & k 12 \end{array}\right.$ | $\begin{aligned} & \text { LD LN X1 } \\ & 4, \text { Ki X2 } \end{aligned}$ | $\begin{array}{ll} 51 \times 1 \\ 0 \times 2 \end{array}$ | $\left\|\begin{array}{ll} \mathrm{LD} & \mathrm{X} \\ \mathrm{OR} & \mathrm{XP} \end{array}\right\|$ | $\begin{aligned} & A X_{1} \\ & O X X x \end{aligned}$ | $\begin{aligned} & \text { (.i) } \times 1 \\ & \text { OR } \times 2 y \end{aligned}$ | $\begin{aligned} & \text { un } \mathrm{x} \\ & \text { or } \mathrm{x} \end{aligned}$ |
|  | Lon XI <br> OR NOT K 2 | LD [N Kı OR Nor X | U X1 ON X 2 | LD XI ORT | $\begin{aligned} & A X I \\ & 0 \leqslant \times 2 \end{aligned}$ | ID $\mathrm{X}_{1}$ <br> PH NCM X C | $\begin{aligned} & 10 x_{1} \\ & 0 x_{1} x_{2} \end{aligned}$ |

Table 2.2.2: Symbol and command line AND and OR exercises.

## c) Output Stored Exercises:

At a PLC system relay, it is used as output function, can be divided into two groups. First group output which charge can be linked to it according to program as (solenoid valves, neon lamb, conductor, led, etc.) are real output. Also second group outputs are internal and image relays. Physical connection cannot link to these relays but outputs of these sensors are transferred to real output and output can be taken.

If commands will be observed, there are similarities between PLC devices that output program commands are different. At both output and input functions, X1, X2, are used as addresses.


Figure.2.2.3.

### 2.3. SPECIFICATION OF EXAMINED PLC

a) Mitsubishi F1 20 MR

| ELEMENT | Symbol | Fl 20 MR |
| :---: | :---: | :---: |
| (Trpuul.is | $x$ | 12 Unit 40¢-113 |
| (Sutputs) | Y | is Unit 430 43' |
| (Timers) 0.15 | 1 | 24 Unit 50 - $177.450-45 \overline{7}$ |
| ('limer 0.01 s | 1 | 3 Unit $6.50-657$ |
| (Counters) | 6 | 30) Uxut 60-67, 460-467 |
| (Bis speed counter) | ¢ | 2 Urut 6if0-661 |
| (Internal Relay) | M | 54 Unit 10-157 |
| (Special Intermal Kkl | M | $\begin{aligned} & 16 \text { Unit } \\ & 70-77.470-473: 570-.575 \end{aligned}$ |
| Battery of Feeding Sensor | M | 64 Unut 306-377 |
| Wump? | B1 | 184 Unit $7600-757$ |

Table 2.3.1: table of element and element numbers

| F1 |  | LOFIR |
| :---: | :---: | :---: |
| $X$ | 4 Unit | $414-417$ |
| $Y$ | 6 Unit | $140-44 \overline{0}$ |

Table 2.3.2. Increasing unit

F1 20 MR PLC as 12 inputs 8 outputs, which we use. If more input and output are necessary, input/output-increasing units are plugged to PLC. These units have various numbers output and input. At table 2.3.1, there are 4 inputs 6 outputs for F1 10 ER model.
b) Siemens Simatic S5-90U

| Element Name | ELEMENT ADRESS |
| :---: | :---: |
| (Input) | 10.0-1127.7 |
| (Outpus) | Q0.0. Q127.7 |
| (Flag) | iretentive) Fu.0. . Ftas. ${ }^{\text {a }}$ |
| (Flas) | (nnorelamtiwnj F64.0-H127.7 |
| Accurnulator | ACCUM1 AOCLVME |
| Timer | T0-T31 |
| (Counter) | (retentive) $\mathrm{Co}-1.7$ <br> (nomententive) CS-CA1 |
| K13 | (Combitunl) 1 byte 0-255 |
| KC | (Constant count) 0-999 |
| K | \{Tam maylart - 32768 +32967 |
| KF | (Heksederimali 0 - FFFF |
| KY | (2 byte) 0. 255 (her hit) |
| KT | (Timer) 0.0-900.3 |
| [J] | (Functuon biockj 0 6a |
| DB |  |

Table 2.3.3: Specifications of S5-90U model Siemens Simatic.
c) AEG Teachware modicon A020

| Operand Type | Operand | Unit |
| :---: | :---: | :---: |
| (inputs) | E1- Fi24 | 24 |
| (outpula) | A1-A16 | 16 |
| Amalug Inpuat | EWA - EWA 4 | 4 analog |
| Analog Output | AWA 1 | 1 analing |
| Memory | M1-M128 | 124 Unit |
| Timer | Tt-T16 | 16 timer |
| Counter | ZI-216 | 16 Counter |

Table 2.3.4. Specifications of AEG Teachware A020
d) FESTO (FPC 202C)

| $\begin{aligned} & \text { TOTAL } \\ & \text { UNII } \end{aligned}$ | PARAMETERS | SYMBOL | EXPLANAMTION |
| :---: | :---: | :---: | :---: |
| 16 | Intarnal inpute |  | $\begin{aligned} & \text { ixuput } 0.0 .0 .7 \\ & 1.0-1.7 \end{aligned}$ |
| 2 | Intemal halif-wuris | TW0 and IW1 | 2 Unit |
| 16 | Internal outpura | OO.K and ${ }^{\text {I }}$ IX | $\text { Output } 0.0 .0 .7$ $1.0-1.7$ |
| 2 | Internal ulalput half-wumis | OWO und owil | 2 Thit |
| 256 | Flags | FO.Y to F15.Y | $\begin{aligned} & \text { Flagy }\{0.00 .15)(1.0-1.15\} \\ & 22.0-2.15\} . . . . .(15.0-15.15\} \end{aligned}$ |
| 16 | FJug worda | FWO to FWis | 18 Lnit Present |
| 1 | Initialization Mag | FI | - |
| 44 | Sppecial function unita | FUutw FII23 | 24 |
| 16 | FYeld bus thep worts | FU32 to Fit47 | 18 |
| 32 | Timerp | Tuta T31 | 32 |
| 32 | Timer wnrda | TWO to TW31 | $32 \sim$ |
| 32 | Counters | Cutuecs. | 32 |
| 32 | Comuntere wonds | CW0 to Curs | 82 |
| 32 | Countera presel | CWO to CW3. | 32. |
| 04 | Regiatbrt | 0 加 R68 | 64. |
| R | programs | Pn to P7 | 8 |
| 8 | prog'fivection trodules | B0 Le B7 | H - |
| 1 | Errora | E' | $1-$ |
| 1 | Errur word | EW | 1. - - |
| 4 | External inputs | I2X $2017 . \mathrm{X}$ | $\begin{aligned} & \text { ingut (2.0-2.7) (9.0-3.7) } \\ & \ldots . .(7.0 \ldots . .7 .7)=\text { Tup. } 48 \end{aligned}$ |
| \% | External input worcha | IW2 en IW7 | 6 |
| 46 | Fxterual output | 02. K to 07. X | Output (2, a, .2.7)... $(1.0 \ldots \ldots . .3 .7) \ldots(7.0 \ldots . .7 .7)$ |
| 6 | Exixternal nutput words | Ow2 in 0wis | 6 |

Table 2.4.8 Specification of FESTO (FPC 202C) Module PLC

In this table, $x=(0,1,2,3,4,5,6,7)$ and $y=(0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)$ are.

### 2.4. CREATING COMMAND LINE FOR LOGIC PROCESS

Each process in PLC programming is stated by a command and these commands provides connections of relay and contacts together, designations of outputs, counter, programming of timers and making of arithmetic comparison processes.

In our days, to experience PLC device of all firms are very hard. We will experience five brands. These brands are enough for us.

## BRAND

1) $\operatorname{IDEC}$
2)FESTO
3)MITSUBISHI
2) SIEMENS-SIMATIC
3) AEG TEACHWARE

## MODEL

FA1-JUNIOR (FA1J)
202-C
F120 R
S5-90U
MODICON A020
a) Loading of Open and CloseContact:


Normally open contact

LOD (LOAD)-IDEC
LD IN (LOAD)-FESTO
LD (LOAD)-MITSUBISHI
A (AND)- SIEMENS-SIMATIC
U (UND)-AEG


Normally close contact

LOD NOT (LOAD NOT)-IDEC
LD NOT IN (LOAD NOT)-FESTO
LDI (LOAD INVERSE)- MTTSUBISHI
AN (AND NOT)- SIEMENS-SIMATIC
UN (UND NICHT)-AEG


Erapler: tity24
Cinflar $A 1-\mathrm{Al}$


## MITSUBISHI



## FESTO



In here, commands for giving different brand and module normally. Explain to designation of contact and contact numbers are written after command.

In AEG and Siemens PLC, a load command is not used in Siemens Module, open contact command normally is load written A (AND), load process is relazing with AN (AND NOT) command.

In AEG module U (UND) and UN (UND NOT) commands are used for load process. As we know that these commands are used to serial AND and AND NOT exercises.

## b) AND exercise:

Serial contact linking commands

| AND | $-($ IDEC $)$ |
| :--- | :--- |
| AND IN | $-($ FESTO $)$ |
| AND | $-($ MITSUBISHI $)$ |
| A(AND) | $-($ SIEMENS-SIMATIC $)$ |
| U (UND) | $-($ AEG $)$ |

## c) AND NOT exercise:

Serial contact linking commands

| AND NOT | $-($ IDEC $)$ |
| :--- | :--- |
| AND NOT IN | $-($ FESTO $)$ |
| AND | $-($ MITSUBISHI) |
| A(AND) | $-($ SIEMENS-SIMATIC) |
| U (UND) | $-($ AEG $)$ |



| FESTO |  |  |
| :---: | :---: | :---: |
| SF0 SF1 SF2 SF3 | 0001 | LD FLAG 0 |
| H11 | 0002 | AND NOT FLAG 1 |
| - | 0003 | $\begin{aligned} & \text { AND FLAG } 2 \\ & =\text { FLAG } 3 \end{aligned}$ |
| H-H | 0005 | LD NOT FLAG 3 |
|  | 0006 | AND NOT FLAG 4 |
| SF3 SF4 SF5 | $0007$ | $=\text { FLAG } 5$ |

## SIEMENS SIMATIC


d) OR exercise:

Parallel contact linking commands
OR
-(IDEC)
OR
-(FESTO)
OR
-( MITSUBISHI)
O(OR) -( SIEMENS-SIMATIC)
O(ODER) -(AEG)

## e) OR NOT exercise:

Parallel contact linking commands

| OR NOT | -(IDEC) |
| :--- | :--- |
| OR NOT | -(FESTO) |
| ORI(OR INVERSE) | -(MITSUBISHI) |
| ON(OR NOT) | -( SIEMENS-SIMATIC) |
| ON(ODER NICHT) | -(AEG) |

### 2.5. GET COMMUNICATE OF COMMAND BLOCK TOGETHER

a) Serial Contact:

Serial contact


| AND LOD | -(IDEC) |
| :--- | :--- |
| AND LD | -(FESTO) |
| ANB (AND BLOCK) | $-(M I T S U B I S H I)$ |


| $\mathrm{A}(\ldots \ldots \ldots . . . . . . . . . . . . . ~$ | (SIEMENS) |
| :--- | :--- |


b) Parallel Contact:


OR LD -(FESTO)
ORB (OR BLOCK) -(MITSUBISHI)


### 2.6 SET AND RESET INSTRUCTION

If any of the OFF position relay (eg. Input, output register and internal relay) pass the ON position that is from logic 0 to logic 1. Pass instruction called SET command. RESET command is opposite of SET command that is ON position to OFF position, from logic 1 to logic 0 .

Another peculiarity of SET and RESET instructions for working instructions input must be control with relay. It does not require any continuos signal or stroke. That means SET relay always logic 1 position with input relay. If input relay done OFF position does not effect setted relay while that RESET command come.


## IDEC

| 0 | LOD | 1 |
| :---: | :--- | :---: |
| 1 | SET | 210 |
| 2 | LOD | 400 |
| 3 | RST | 210 |
| 4 | END |  |



## SIEMENS



A I 127.0
S Q 127.7
A $\quad$ I 127.1
R $\quad$ Q 127.7
BE


### 2.7.SINGLE OUTPUT INSTRUCTIONS

Our aim is make ON position, on scan time length. With these aim we uise two different relays. First one is which makes control, other one is where we take output. The important point is; while controlling relay passing OFF position to ON, where output relay is 1 scan time length mould pass ON position to OFF. It is unimportant that controlling relay is protecting ON position. When the OFF position relay pass to ON position, we take 1 scan time length from output relay.

### 2.8. JUMP INSTRUCTION

Source peculiarity with JUMP instruction; determined program line or lines makes possive position that jumped by some condition, or conditions. Provided jumped relay is time of the ON position of JUMP command.

## MITSUBISHI

CJP (Conditional Jump)
EJP (End of Jump)


Note: JUMP instructions are between 700-777

Above program is between the 1. and 2. Programs because of using JUMP instruction, 400-numbered input relay when passed logic 1 position, JUMP instruction come to active condition and 2. program jumped 3. program, and 3. program started to work. Because after the EJP, JUMP ending operation instruction.

With 401 numbered input came logic $1(\mathrm{ON})$ jumping operation starts and from CJP 700 until EJP 700 line program line jumps.

Jumping operation goes when X401 OFF. When X401 OFF done program return to work normally and scan operation works line by line.

While X401 OFF position, JMP function does not work. The important point is; before CJP instruction, EJP used must go to last EJP operation. Others will be invalid.

### 2.9 TIMERS

Let's now see how a timer works. Its exactly what the word says... it is an instruction that waits a set amount of time before doing something. Sounds simple doesn't it.

When we look at the different kinds of timers available the fun begins. As always, different types of timers are available with different manufacturers. Here are most of them:

On-Delay timer-This type of timer simply "delays turning on". In other words, after our sensor (input) turns on we wait x -seconds before activating a solenoid valve (output). This is the most common timer. It is often called TON (timer on-delay), TIM (timer) or TMR (timer).

Off-Delay timer- This type of timer is the opposite of the on-delay timer listed above. This timer simply "delays turning off". After our sensor (input) sees a target we turn on a solenoid (output). When the sensor no longer sees the target we hold the solenoid on for x -seconds before turning it off. It is called a TOF (timer off-delay) and is less common than the on-delay type listed above. (i.e. few manufacturers include this type of timer)

Retentive or Accumulating timer- This type of timer needs 2 inputs. One input starts the timing event (i.e the clock starts ticking) and the other resets it. The on/off delay timers above would be reset if the input sensor wasn't on/off for the complete timer duration. This timer however holds or retains the current elapsed time when the sensor turns off in mid-stream. For example, we want to know how long a sensor is on for during a 1 hour period. If we use one of the above timers they will keep resetting when the sensor turns off/on. This timer however, will give us a total or accumulated time. It is often called an RTO (retentive timer) or TMRA (accumulating timer).

Let's now see how to use them. We typically need to know 2 things:
What will enable the timer. Typically this is one of the inputs.(a sensor connected to input 0000 for example)

How long we want to delay before we react. Let's wait 5 seconds before we turn on a solenoid, for example.

When the instructions before the timer symbol are true the timer starts "ticking". When the time elapses the timer will automatically close its contacts. When the program is running on the plc the program typically displays the elapsed or "accumulated" time for us so we can see the current value. Typically timers can tick from 0 to 9999 or 0 to 65535 times.

Why the weird numbers? Again its because most PLCs have 16-bit timers. We'll get into what this means in a later chapter but for now suffice it to say that 0-9999 is 16 -bit BCD (binary coded decimal) and that 0 to 65535 is 16 -bit binary. Each tick of the clock is equal to x -seconds.

Typically each manufacturer offers several different ticks. Most manufacturers offer 10 and 100 ms increments (ticks of the clock). An "ms" is a mili-second or $1 / 1000$ th of a second. Several manufacturers also offer 1 ms as well as 1 second increments. These different increment timers work the same as above but sometimes they have different names to show their time-base. Some are TMH (high speed timer), TMS (super high speed timer) or TMRAF (accumulating fast timer).

Shown below is a typical timer instruction symbol we will encounter (depending on which manufacturer we choose) and how to use it. Remember that while they may look different they are all used basically the same way. If we can setup one we can setup any of them.


This timer is the on-delay type and is named Txxx. When the enable input is on the timer starts to tick. When it ticks yyyyy (the preset value) times, it will turn on its contacts that we will use later in the program. Remember that the duration of a tick (increment) varies with the vendor and the time-base used. (i.e. a tick might be 1 ms or 1 second or...)


In this diagram we wait for input 0001 to turn on. When it does, timer T000 (a 100 ms increment timer) starts ticking. It will tick 100 times. Each tick (increment) is 100 ms so the timer will be a 10000 ms (i.e. 10 second) timer. 100 ticks $\mathrm{X} 100 \mathrm{~ms}=$ $10,000 \mathrm{~ms}$. When 10 seconds have elapsed, the T000 contacts close and 500 turns on. When input 0001 turns off(false) the timer T000 will reset back to 0 causing its contacts to turn off(become false) thereby making output 500 turn back off.


This timer is named Txxx. When the enable input is on the timer starts to tick. When it ticks yyyyy (the preset value) times, it will turn on its contacts that we will use later in the program. Remember that the duration of a tick (increment) varies with the vendor and the time-base used. (i.e. a tick might be 1 ms or 1 second or...) If however, the enable input turns off before the timer has completed, the current value will be retained. When the input turns back on, the timer will continue from where it left off. The only way to force the timer back to its preset value to start again is to turn on the reset input.


In this diagram we wait for input 0002 to turn on. When it does timer T000 (a 10 ms increment timer) starts ticking. It will tick 100 times. Each tick (increment) is 10 ms so the timer will be a 1000 ms (i.e. 1 second) timer. 100 ticks $\mathrm{X} 10 \mathrm{~ms}=1,000 \mathrm{~ms}$. When 1 second has elapsed, the T000 contacts close and 500 turns on. If input 0002 turns back off the current elapsed time will be retained. When 0002 turns back on the timer will continue where it left off. When input 0001 turns on (true) the timer T000 will reset back to 0 causing its contacts to turn off (become false) thereby making output 500 turn back off.

### 2.10. COUNTERS

A counter is a simple device intended to do one simple thing - count. Using them, however, can sometimes be a challenge because every manufacturer (for whatever reason) seems to use them a different way. Rest assured that the following information will let you simply and easily program anybody's counters.

What kinds of counters are there? Well, there are up-counters (they only count up $1,2,3 \ldots$ ). These are called CTU,(count up) CNT,C, or CTR. There are down counters (they only count down $9,8,7, \ldots$ ). These are typically called CTD (count down) when they are a separate instruction. There are also up-down counters (they count up and/or down $1,2,3,4,3,2,3,4,5, \ldots$ ) These are typically called UDC(up-down counter) when they are separate instructions.

Many manufacturers have only one or two types of counters but they can be used to count up, down or both. Confused yet? Can you say "no standardisation"? Don't worry, the theory is all the same regardless of what the manufacturers call them. A counter is a counter is a counter...

To further confuse the issue, most manufacturers also include a limited number of high-speed counters.

High-speed Counter :
Typically a high-speed counter is a "hardware" device. The normal counters listed above are typically "software" counters. In other words they don't physically exist in the plc but rather they are simulated in software. Hardware counters do exist in the plc and they are not dependent on scan time.
A good rule of thumb is simply to always use the normal (software) counters unless the pulses you are counting will arrive faster than 2 X the scan time. (i.e. if the scan time is 2 ms and pulses will be arriving for counting every 4 ms or longer then use a software counter. If they arrive faster than every 4 ms ( 3 ms for example) then use the hardware (high-speed) counters. ( $2 \times \mathrm{xscan}$ time $=2 \times 2 \mathrm{~ms}=4 \mathrm{~ms}$ )

To use them we must know 3 things:
Where the pulses that we want to count are coming from. Typically this is from one of the inputs. (a sensor connected to input 0000 for example)

How many pulses we want to count before we react. Let's count 5 widgets before we box them, for example.

When/how we will reset the counter so it can count again. After we count 5 widgets lets reset the counter, for example.

When the program is running on the ple the program typically displays the current or "accumulated" value for us so we can see the current count value.

Typically counters can count from 0 to $9999,-32,768$ to $+32,767$ or 0 to 65535 . Why the weird numbers? Because most PLCs have 16 -bit counters. We'll get into what this means in a later chapter but for now suffice it to say that $0-9999$ is 16 -bit BCD (binary coded decimal) and that $-32,768$ to 32767 and 0 to 65535 is 16-bit binary.

Here are some of the instruction symbols we will encounter (depending on which manufacturer we choose) and how to use them. Remember that while they may look different they are all used basically the same way. If we can setup one we can setup any of them.


In this counter we need 2 inputs.
One goes before the reset line. When this input turns on the current (accumulated) count value will return to zero.
The second input is the address where the pulses we are counting are coming from.
For example, if we are counting how many widgets pass in front of the sensor that is physically connected to input 0001 then we would put normally open contacts with the address 0001 in front of the pulse line.

Cxxx is the name of the counter. If we want to call it counter 000 then we would put "C000" here.
yyyyy is the number of pulses we want to count before doing something. If we want to count 5 widgets before turning on a physical output to box them we would put 5 here. If we wanted to count 100 widgets then we would put 100 here, etc. When the counter is finished (i.e we counted yyyyy widgets) it will turn on a separate set of contacts that we also label Cxxx.

Note that the counter accumulated value ONLY changes at the off to on transition of the pulse input.


Here's the symbol on a ladder showing how we set up a counter (we'll name it counter 000 ) to count 100 widgets from input 0001 before turning on output 500 . Sensor 0002 resets the counter.

Below is one symbol we may encounter for an up-down counter. We'll use the same abbreviation as we did for the example above.(i.e. UDCxxx and yyyyy)


In this up-down counter we need to assign 3 inputs. The reset input has the same function as above. However, instead of having only one input for the pulse counting we now have 2 . One is for counting up and the other is for counting down. In this example we will call the counter UDC000 and we will give it a preset value of 1000. (we'll count 1000 total pulses) For inputs we'll use a sensor which will turn on input 0001 when it sees a target and another sensor at input 0003 will also turn on when it sees a target. When input 0001 turns on we count up and when input 0003 turns on we count down. When we reach 1000 pulses we will turn on output 500. Again note that the counter accumulated value ONLY changes at the off to on transition of the pulse input. The ladder diagram is shown below.


## Siemens Simatic : Pulse Timer (SP)


10.0 input sensor works T31 timer. When this sensor takes ON position, settled till $200 \mathrm{sec}, \mathrm{Q} 127.7$ out put done 1. Even time over, if input signal 10.0 logic 1, output will reset.

| $:$ | A | I | 0.0 |
| :--- | :--- | :--- | :--- |
| $:$ | L | KT | 200.2 |
| $:$ | SP | T | 31 |
| $:$ | $=$ | Q | 127.7 |

: BE

## Extended Pulse Timer



| $:$ | A | I |
| :--- | :--- | :--- |
| 0.0 |  |  |
| $:$ | L | KT | 100.2 l

This kind of timer controls I100.0 input sensor 13 numbered TIMER. When I100.0 sensor was made 1 , the sensor which was obliged Q127.0 numbered TIMER pass ON position. The important event is the pass of I100.0 to ON position not the time o this sensors ON position. Even I100.0 1msec stays ON position TIMER protects Q127.0 sensor on ON position by the time of T period.

T must stay 8 sec . But mean while 1100.0 T time passed from logic 0 to 1 without second time charging. So TIMER output (Q127.0) protects its ON position again. But it returns beginning again to count from 0 , of the $T$ time.

| $:$ | A | I | 100.0 |
| :--- | :--- | :--- | :--- |
| $:$ | L | KT | 80.1 |
| $:$ | SE | T | 13 |
| $:$ | A | I | 100.1 |
| $:$ | R | T | 13 |
| $:$ | A | T | 13 |
| $:$ | $=$ | Q | 127.0 |

## AEG

In the Teachware A020-020 Plus model;

T1
T8 (8 unit, $0.1 \mathrm{sec}=100 \mathrm{msec}$ rhythm timer)
T9...................T16 (8 unit, $0.025 \mathrm{sec}=25 \mathrm{msec}$ rhythm timer)

In order to 16 unit (T1 $\qquad$ T16) TIMER there are so programs be smallest and biggest time value is 25 msec which is 110 minutes.


| 1 | U | E 1 |
| :--- | :--- | :--- |
| 2 | SL | A 1 |
| 3 | U | T 8 |
| 4 | RL | Al |
| 5 | U | A 1 |
| 6 | $=$ | T 8 |
| 7 |  | 50 |
| 8 | PE |  |

In this example A1 is stetted with E1 output. Reset position is the time of, when T8 pass ON position.

When E1 pass ON position A1 output makes set. By the setting of A1,T8 timer ( present value $50 \times 0.1 \mathrm{sec}=5 \mathrm{sec}$ ) count in its inside 5 sec and at the end of this time logic done 1. As to program; when T 8 is on,A1 output makes resent and T8 output goes OFF position because T8 output is armed reset sensor. The event to care on TIMER present value; chosen TIMER's rhythm times by its number, because of its changes, present value must count right.

The program on above; 413 numbered input sensor and M73 numbered private internal sensor are used to reset 467 numbered counter. Counting input is controlled by 412 numbered input sensor. Present value of counter is showed with K20-20. The input of counter pulse's every present pulse value is lowered 1 degree.

### 2.11. SHIFT REGISTER

## IDEC

This model in PLC shift register unit has studied extensively.

## MITSUBISHI

Internal relay M is used shift register at the some time. So 16 sensor must be 1 group at the same time First helping sensor number, shift register address and following 16 sensor can not use another arm.

## Shift Register Addresses

$$
\begin{aligned}
& \mathrm{M} 100-\mathrm{M} 117=\mathrm{M} 100 \ldots \ldots . . . \mathrm{M} 107 \text {, M110..........M117 }=16 \text { unit } \\
& \text { M120-M137 }=\text { M120..........M127, M130.........M137 }=16 \text { unit } \\
& \text { M140-M157 }=\text { M140..........M147, M150..........M157 }=16 \text { unit } \\
& \text { M160-M177 }=\text { M160.........M167, M170..........M177 }=16 \text { unit } \\
& \mathrm{M} 200-\mathrm{M} 217=\mathrm{M} 200 \ldots \ldots . . . . \mathrm{M} 207 \text {, M210..........M217 }=16 \text { unit } \\
& \mathrm{M} 220-\mathrm{M} 237=\mathrm{M} 220 \ldots \ldots \ldots . \mathrm{M} 227 \text {, M230.......... } \mathrm{M} 237=16 \text { unit } \\
& \mathrm{M} 240-\mathrm{M} 257=\mathrm{M} 240 \ldots \ldots . . . \mathrm{M} 247 \text {, M250.......... M257 }=16 \text { unit } \\
& \mathrm{M} 260-\mathrm{M} 277=\mathrm{M} 260 \ldots \ldots . . . \mathrm{M} 267 \text {, M270..........M277 }=16 \text { unit } \\
& \mathrm{M} 300-\mathrm{M} 317=\mathrm{M} 300 \ldots \ldots . . . \mathrm{M} 307 \text {, M310.......... M317 }=16 \text { unit } \\
& \mathrm{M} 320-\mathrm{M} 337=\mathrm{M} 320 \ldots \ldots \ldots . \mathrm{M} 327 \text {, M330..........M337 }=16 \text { unit } \\
& \mathrm{M} 340-\mathrm{M} 357=\mathrm{M} 340 \ldots \ldots \ldots . \mathrm{M} 347 \text {, M350............... } 357=16 \text { unit } \\
& \mathrm{M} 360-\mathrm{M} 377=\mathrm{M} 360 \ldots \ldots \ldots . . \mathrm{M} 367 \text {, M370.......... } \mathrm{M} 377=16 \text { unit }
\end{aligned}
$$



1-Data input: Data signal which must be given to Register, is designed ON-OFF position to X 411 sensor. Data, entered to register, firstly apply to M100 register. But every shift operation can make by shift pulse.
2-Shift pulse: It is shift input which is transferred to M100 by X411 entered data but while X 412 is passing from 0 to 1 . It can be used 72 numbered which produces 100 msec time pulse or 73 numbered which produces on msec time pulse generator instead of X412.

3-Reset input: X413 input sensor is used for reset of the above. So all the register sensor with X413's passing OFF position to ON position makes reset and pass of position (M100 M117).

(1100110000111100) data is applied with X411 data input on the above example. In here the important thing is decisive position of data $m$ the shift pulse time. For example, 1 data's is in A point 1 data's is in B point 0 data's is in C point examples.

Decisive position in D point is 1 , because while shift pulse going from 0 to 1 ; data value stayed decisively periods 1 pulse time in ON position, so D point of data's the time of going from 1 to 0 , shift pulse which is still formed, can't catch and it can't be seen and examples the time of going from 1 to 0 of 14 pulse.

If you attend $E$ area of data diagram; it can't be exampled by data which is between 8 and 9 pulse and it doesn't accept like this data. According to this, for to load of data's to registers is the time of passing the time of piece of referans shift pulse $(\mathrm{OFF} \rightarrow \mathrm{ON})$

### 2.12. COMPUTING FUNCTION

one of the most important peculiarity of PLC system is computing and data embroidery function. As a main structure, PLC has this peculiarity.

Some of these are:

1) Addition
2) Subtraction
3) Multiplication
4) Division
5) BCD Binary Converter
6) BINARY BCD Converter
7) 4 DIGIT Comparation
8) 16 Bit Data Loading
9) 8 Bit Data Loading
10) Data Saving-Decrease
11) 16 Bit Data Store
12) 8 Bit Data Store
13) Data Display
14) BCD Shifting Left
15) Data Shifting

## SIEMENS (Simatic) Comparison Function

In comparison operations:

$$
\begin{aligned}
& !=\mathrm{F} \text { (equal) } \\
& \neq \mathrm{F}(\text { not equal }) \\
& >\mathrm{F} \text { (big) } \\
& >=\mathrm{F} \text { (big equal) } \\
& <\mathrm{F} \text { (small) } \\
& <=\mathrm{F} \text { (small equal) }
\end{aligned}
$$

Instructions are used for make desired comparison, and if YES decision is reached, Q output will give ON position $>\mathrm{F}$ control was done at the above. According this, IB0 value which is in ACCU2 will be compared with IB1 in ACCU1, if ACCU2>ACCU1, Q100 will remove ON position. If this condition is not provide, Q100 will stay OFF position.

Arithmetically +F instruction will provide addition of 2 complete number this instruction add ACCUM1 and ACCUM2, of for -F instruction distinct the 2 number.

From ACCU2's contents will distinct ACC1's contents.

## CHAPTER III

## DETAIL ANALYSIS OF PROGRAMMING

### 3.1 BASIC INSTRUCTION WORD

## Instruction word list

a) Basic Instructions:

| Symbol | Name |
| :---: | :---: |
| LOD | Load |
| AND | A. ${ }^{\text {d }}$ \% |
| OR | OR |
| OUT | Output |
| MCS | Master Control Set |
| MCR | Master Control Resent |
| SOT | Single Gutput |
| T14 | Timer |
| CNT | Counter |
| SFR | Shift Repjster |
| END | End |
| SET | Set |
| RST | Rese: |
| J.f? | Jump |
| JEND | Jump End |
| VOT | Sut |
| FL' | Function |

## b) FUN (Function) Instructions:

We can divide the instructions into 2 parts. These are ;
One - address instruction
Two - address instruction
There are 2 kinds of address instruction. Generally first address is the instruction word. In LOD, AND, OR, OUT, SET, RST, SOT instructions; there is a instruction word and number and addressing is obstructed with this that single addressed instruction.

Two addressed instructions; SFR, SFR NOT, TIM, CNT, FUN 100-146, FUN 200-246, TIM FUN, CNT FUN, FUN 147 and FUN 300. In this instructions first addresses are give instruction word and instruction numbers (Except FUN 147, FUN 300). As for second addresses are present peculiarity according to instruction.

There are some deliver numbers that referenced by FA1J at the below.
c) Input:
0........... 7,10
17, 20
.27, 30
.37, 40
47, 50. 57,
60.
$67,70 \ldots . . . . . . .77$ are numbered like this. In here inputs are considered to OCTAL system which is between $0-77$. If you attend $8,9,18,19,28,29, \ldots \ldots . . . . .78,79$, numbers are not used. In octal there are 64 unit input number between 0-77 (except 8 and 9 ).

input there are 64 unit output numbers between 200-277 (except 8 and 9).
e) Internal Relay:

| $400-407$ | $490-497$ | $580-587$ |
| :--- | :--- | :--- |
| $410-417$ | $500-507$ | $590-597$ |
| $420-427$ | $510-517$ | $600-607$ |
| $430-437$ | $520-527$ | $610-617$ |
| $440-447$ | $530-537$ | $620-627$ |
| $450-457$ | $540-547$ | $630-637$ |
| $460-467$ | $550-557$ | $640-647$ |
| $470-477$ | $560-567$ | $650-657$ |
| $480-487$ | $570-577$ | $660-667$ |

There are 240 units ( $30 \times 8=240$ ) internal relays between 400 and 697 , we can appoint the TIMER, COUNTER or FUN outputs to the any of 240 sensor and then can use of this sensor for take new data or count value.

## f) Special Internal Relay:

There are 16 units become 700-707 and 710-717. As an example of these, we can use the signal generator which produces 1 sec clock sign, that means we can use 1 Hz clock pulse sing ready


We can use the signal generator which produces 0.1 sec clock sign that means 10 Hz clock pulse sign ready.

g) Timer:

There are totally 80 unit timers between 0 and 79. If you attent you can use 8 and 9. You can use any of TIMER that include 0 and 79. In there its enough to know for you that totally there are 80 unit TIMER that include 0-79.
h) Counter:

Totally there are 45 unit counter between 0 and 44. If you attent you can use 8 and 9.

## i)Reversible Counter:

It is counter which can be counted forward or review. While other counters can only count forward counters number 45-46 can count forward or review. Counter 45 has up and down pulse input edge yet counter 46 is connected to only one input of up/down situation and when this edge is 1 up and when it be comes 0 it counts down.
j) Shift Register:

There are 128 shift register between 0 and 27 including 8-9.

## k) Single Output:

We can use 96 SOT functions between 0 and 95 including 8-9.

## 1) Data Register:

Between DRO and DR99 and between 800 and 899, we have 100 data register.

### 3.2 FA1J SERIES ALLOCATION NUMBERS OF SPECIAL RELAYS

As known special relays are 700 and 717 relays except 708 and 704 from these numbers 700 and 705 are unused.

701 and 702 Start Control: When input number 0 , which used to start the program is on or if number 500 has been appointed to automatic start process. It starts to turn the program on. Special relays 701 and 702 are off the process of the program is stopped.

703 All Output OFF: All outputs between 200 and 277 are off when special relay 703 turns into ON.

704 Initialize Pulse: Special flag ( 1 scan time) 704 becomes on as much as the time equalling 1 scan time. When program FA1J started being processed.

704 Numerical Value Error: Is there an error in computing instructions results. 706 becomes on for example; if the result of a subtraction process is lower than -10.000 , special relay 706 becomes on. They make sure that the program is correct from the point of view numerical process while they register the programs.

707 Curry and Borrow: It there is carry or borrow in the results at computing instructions. 707 is set for example; in a addition process the total of 2 numbers are higher than 9999,707 is on.

7131 sec. Timer Reset: When 713 is on special relay 714 is always reset mode.

7141 sec . Clock: It is possible to take signal generator producing clock sign for one second or clock pulse sign for 1 Hz from special relay 714.

715 100-msec. Clock: We can remove our clock pulse that is for 10 speed by using special relay output of 715 with this sign.

716 Timer/Counter Preset Value Changed: Special relay 716 becomes on when timer counter preset value has been changed into unit of FA1J CPU. It is possible to delete 716 when pressed key of TR S, ENTR and ENTR. If a program is registered in memory.

717 In-operation Output: Relay 717 is always on while FA1J is operating of the program has ended this relay becomes off.

### 3.3. BASIC INSTRUCTION

Each program written in PLC are started in 2 ways. One at these that we can draw the program with its symbols in the location called Ladder Diagram and load it to the computer as this. The second one is that we can make direct attribution using the key team of PLC. Because of this it will be told example symbol and attribution us. Instructions later whole LOD instruction and the other instructions are being stated.

## a) LOD Instructions:

This instructions is used at the beginning of logic diagram lines. It can be used once back by back or more than once to determine the situation at the beginning of the instructions such as AND LOD, OR LOD, SFR, CNT, TIM. As you see below an input relay is wanted to be loaded as a program. Symbol of it is declared as a show in ladder diagram. Program list from the statement.

This program is loaded as 0 LOD 1 and 0 which is seen an address must be given in each line of the end one by one starting from each line of the program. Value is appointed to each line orderly. We have mentioned before which numbers are separated for shift register, output, input, special relay, timer counter. Imaginary internal relay at the machine PLC.

We can divide our load process into 4 groups according to our functions.

## b) Input, Output, Internal and Special Relays:

In the examples above example relay circuit of relay in ladder diagram and how the process of key and as a result of this the format seen in deplay was given.

- We can choose a value between 0 and 77 except 8 and 9 in the example of input.
- We can choose a value between 200 and 277 except 8 and 9 in the cxample of output.
- We can choose a value between 400 and 697 except 8 and 9 in the example of intemal relay.
You caf use special relay which you need are between $700-717$ in the example of special relay for exampte I use pulse generator of clock for one speed with special relay 714 .


## e) Timer:

I wanted to use T8 timer from the 80 timers between 079 including. 8 and 9 here and you see how the load process had been done.

## d) Counter:

You can use any counter between 0 and 46 including 8 and 9 . Load process is the sume as aside.

## e) Shift Register:

You can use any register from 128 of them between 0 and 127 including 8 and 9. Shift register numbered 1 was leaded in the next side.

## f) AND Instruction:

It is same as AND logic we studied in Logic lessons. Both keys that are connected each other rapidly are on, output is on and is the other situations it becomes OFE in logic. In a multiplying processes both inputs are 1 than output is 1 . And had it ended with 2 limit switches and 1 solenoid valve in order to understand the logic better. In diagrams, it is stated as relay ladder diagram and logic diagram. So we can tell that LSI relay A and LS2 relay is B input and output is. Y. In such equality it is that $\bar{Y}=A \cdot B$ afcording to the compulsion of Boolean. If both inputs are 1 (ON) $Y$ output will be ON. In other 3 probabilities, output $Y$ will be $\theta(O F F)$ : You can see this in the table of truth:

As known, the series of TTL is Logic entegrate containing 4 and gate with 2 inputs in 7408. As in the circuit $1 / 4$ fras been made equal to ladder daygram by using 7408. In both of them the function of output and working are same.

## g) OR Instruction:

Or instruction has the same furctions as or gate logie we studred in logic lessons. In here, just onty one of the keys are OFF or 1 is enough for output to be 1 as 2 keys are connected in the parallel way. As a result there is addition process and in this process one of the 2 parallel inputs is enough to be one 1 gave 2 important information's with or instruction One as them is out function that is symbolised with 200 in the circle. I will speak about out function 2 of 3 classes later. But now, I gave output of parallel circuit, output 200 for the first time it means that: I mentioned that special relay 704 is a clock pulse generator that has $\mathrm{f}=\mathrm{H} \mathrm{Hz}$ You see signal of clock pulse in the diagram. We determined time of I and 0 in input relay of 36 by chance now so that nothing will be by chance in the following lessons. Let's accept that there is a time diagram for to learn or let's assume that input 36 is gained by making ON/OFF in the form. If we think that output 200 is conrrected to a lamb, the situations that tamb with be on are the times that output 200 is 1 .

In this example, in order to understand or instructions better firstly, 2 limit switches were connected to each other rapidly and shown a ladder diayram and a solenoid valve contrel in output of it. And same circuit has been gained Logic equality by usitrg onty lor gate of integrate of 7432 . It is enough to make on only one of the inputs for the outputs to be ON in 3 equaliavence circuit to make output OFE it is necessary to make both parallel inputs OFF. This position was shown in the truths table below.

## h) NOT instractions:

It has the same duty as NOT gate that you studied in the logic lessons. We take the opposite of the sign. If we have a look of the example above, they take the opposite of input relay 1 in PLC. If you carry out 1 logic level to input 1 from the outside, the sign is going to continue from $B$ point as logic 0 , because of the instruction of LOD NOT 1

## 4.1-CHOOSING INSTALLATION AND COMMISSIONING OF C SYSTEM

### 1.2 Feasibility Study

Jnder certain circumstances an initial feasibility study may be suggested or ranted, prior to any decision on what solution will be adopted for a particular task. feasibility study may be carried out either by in - house experts or by external sultants. Often an independent specialist is preferred, having few or no ties to cific vendor equipment.

The scope of such a study can vary enormously, from simply stating the feasibility the proposal, through to a comprehensive case analysis with complete equipment ommendations. Typically, though, a feasibility study of this nature encompasses eral specific areas of investigation:
(a) economic feasibility , consisting of the evaluation of possible installation and development costs weighed against the ultimate income or benefits resulting from a developed system ;
(b) technical feasibility, where the target process and equipment are studied in terms of function, performance and constraints that may relate to achieving an acceptable system;
(c) alternatives, with an investigation and evaluation of alternative approaches to the development of the acceptable system.

Area ( a ), economic feasibility and worth, can only be addressed fully once the ult of areas ( b ) and (c) are available, with estimated costings, and direct / indirect nefits being considered. Area ( b ) is detailed in the following sections, with kground information for area (a) usually being compiled through liaison with npany personnel. The achievement of a complete technical proposal requires us to ow what the present and future company needs are in terms of plant automation and ired information systems.

Once the control function has been accurately defined, a suitable programmable control system has to be chosen from the wide range available. Following the identification of a suitable PLC , work can begin on aspects of electrical hardware design and software design.

### 4.3 Design Procedure for PLC System

Because the programmable controller is based on standard modules, the majority of hardware and software design and implementation can be carried out independently of , but concurrently with, each other.

Developing the hardware and software in parallel brings advantages both in terms of saving time and of maintaining the most flexible an adaptable position regarding the eventual system function. This allows changes in the actual control functions through software, until the final version is placed in the system memory and installed in the PLC.

An extremely important aspect of every design project is the documentation.

Accurate and up - to - date documentation of all phases of a project need to be fully documented and updated as the job progresses through to completion. This information will form part of the total system documentation, and can often be invaluable during later stages of commissioning and troubleshooting.

## 4.3-a) Choosing a programmable controller

There is a massive range of PLC systems available today, with new additions or eplacement continually being produced with enhanced features of one type or another. Advances in technology are quickly adopted by manufacturers in order to improve the erformance and market status of their products. However, irrespective of make, the najority of PLC s in each size range are very similar in terms of their control facilities. Where significant differences are to be found is in the programming methods and anguages, together with differing standards of manufacturer support and backup. This atter point is often overlooked when choosing a suitable make of controller, but the alue of good, reliable manufacturers assistance cannot be overstated, both for present nd future control needs.

## 4.3-b) Size and type of PLC system

This may be decided in conjunction with the choice of manufacturer, on the basis that more than one make of machine can satisfy a particular application, but with the vast choice of equipment now available, the customer can usually obtain similar systems from several original equipment manufacturers (OEMs ). Where the specification requires certain types of function or input / output, it can result in one system from a single manufacturer standing out as far superior or cost - effective than the competition, but this is rarely the case. Once the stage of deciding actual size of the PLC system is reached, there are several topics to be considered:

- necessary input / output capacity ;
- types of I / O required;
- size of memory required;
- speed and power required of the CPU and instruction set.

All this topics are to a large extent interdependent, with the memory size being directly tied to the amount of I/O as well as program size. As the I/ O memory size rises, this takes longer to process and requires a more powerful, faster central processor if scan times are remain acceptable.

## 4.3-c) I/ O requirements

The I / O sections of a PLC system must be able to contain sufficient modules to connect all signal and control lines for the process. These modules must conform to the basic system specifications as regards voltage levels, loading , etc.,

- The number and type of I / O points required per module;
- Isolation required between the controller and the target process;
- The need for high speed I / O , or remote I/O, or any other special facility;
- Future needs of the plant in terms of both expansion potentia and installed spare I / O points;
- Power supply requirements of I / O points - is an on - board PSU needed to drive any transducer or actuators?

In certain cases there may be a need for signal conditioning modules to be included in the system, with obvious space demands on the main or remote racks. When the system is to be installed over a wide area, the use of a remote or decentralized form of I / O working can give significant economies in cabling the sensors and actuators to the PLC.

## 4.3-d) Memory and programming requirements

Depending on the type of programmable controller being considered, the system memory may be implemented on the same card as the CPU, or alternatively on dedicated cards. This ladder method is the more adaptable, allowing memory size to be increased as necessary up to the system maximum, without a reciprocal change in CPU card.

As stated in the previous section, memory size is normally related to the amount of I/O points required in the system. The other factor that affects the amount of memory required is of course the control program that is to be installed. The exact size of any program cannot be defined until of the software has been designed, encoded, installed and tested. However, it is possible to accurately estimate this size based on average program complexity. A control program with complex ,lengthy interlocking or sequencing routines obviously requires more memory than one for a simple process. Program size is also related to the number of I/O points, since it must include instructions for reading from or writing to each point. Special functions are required for the control task may also require memory space in the unit PLC memory map to allow data transfer between cards. Finally additional space should be provided to allow for changes in the program, and for future expansion of the system.

There is often a choice of available memory type - RAM or EPROM. The RAM form is the most common, allowing straightforward and rapid program alterations both
before and after the system is installed. RAM contents are made semipermanent by the provision of battery - backing on their power supply. RAM must always be used for I/ O and data functions, as these involve dynamic data.

EPROM memory can be employed for program storage only, and requires the use of a special EPROM eraser / programmer to alter the stored code. The use of EPROMS is ideal where several machines are controlled by identical programmable controllers running the same.

However, until a program has been a fully developed and tested, RAM storage should be used.

As mentioned in earlier chapters, microcomputers are commonly used as program development stations. The large amounts of RAM and disk storage space provided in these machines allows the development and storage of many PLC programs , including related text and documentation. Programs can be transferred between the microcomputer and the target PLC for testing and alteration. EPROM programming can also often be carried out via the microcomputer.

> Input/output memory + Control program memory + Special function tables + Space for changes and future expansion
(a)

(b)

Figure 4.1 (a) PLC memory requirements for different tasks.
(b) Custom EPROM programmer for a Mitsubishi F series PLC

## 4.3-e) Instruction set / CPU

Whatever else is left undefined , any system to be considered must provide an instruction set that is adequate for the task. Regardless of size, all PLCs can handle logic control, sequencing, etc. Where differences start to emerge are in the areas of data handling, special functions and communications. Larger programmable controllers tend to have more powerful instructions than smaller ones in these areas, but careful
rutiny of small / medium machines can often reveal the capability to perform specific unctions at surprisingly good levels of performance.

In modular programmable controllers there may be a choice of CPU card, offering fferent levels of performance in terms of speed and functionality. As the number of I/ and function cards increases, the demands on the CPU also increase, since there are eater numbers of signals to process each cycle. This may require the use of a faster PU card if scan time is not to suffer.

Following the selection of the precise units that will make up the programmable ontroller for a particular application, the software and hardware design functions can e carried out independently.

### 4.4 Installation

The hardware installation consists of building up to necessary racks and cubicles, en installing and connecting the cabling.

The cabinet that contains the programmable controller and associated sub - racks ( ee figure 4.2 ) must be adequate for the intended environment, as regards security afety band protection from the elements:
security in the form of a robust, lockable cabinet;
safety, by providing automatic cut - off facilities / alarms if the cabinet door is opened ;
protection from humid or corrosive atmospheres by installation of airtight seals on the cubicle. Further electrostatic shielding by earthing the cubicle body.

For maintenance purposes, there must be easy access to the PLC racks for card aspection, changing etc. Main on / off and status indicators can be built in to the abinet doors, and glass or perspex windows fitted to allow visual checking of card tatus or relay / contactor operation.


Figure 4.2 Complete PLC installation and cabinet

### 4.5 Testing and Commissioning

Once the installation work is completed, the next step is to consider the testing and commissioning of the PLC system.

Commissioning comprises two basic stages:

1- $\quad$ Checking the cable connections between the PLC and the plant to be controlled.

2- Installing the completed control software and testing its operation on the target process.

The system interconnections must be thoroughly checked out to ensure all input / output devices are wired to the correct I/ O points. In a conventional control system this would be done by buzzing out the connections with suitable continuity test instruments. With a programmable, however, the programming panel may be used to monitor the status of inputs points directly - this is long before the control software is installed, which will only be done after all hardware testing is satisfactorily completed. Before any hardware testing is started, a thorough test of all mains voltages, earthing , etc ., must be carried out.

With the programmer attached to the PLC, input points are monitored as the related ransducer is operated, checking that the correct signal is received by the PLC. The same technique is used to test the various function cards installed in the system. For example, analog inputs can be checked by altering the analog signal and observing a corresponding change in the data stored in the memory table.

In turn, the output devices can be forced by instructions from the programming panel, checking their connection and operation. The commissioning team must ensure that any operation or misoperation of plant actuators will not result in damage to plant or personnel.

Testing of some PLC functions at this stage is not always practical, such as for PID loops and certain communications channel. These require a significant amount of
figuring by software before they can be operated, and are preferably tested once the trol software has been installed.

Some programmable controllers contain in - built diagnostic routines that can be d to check out the installed cards, giving error codes on a VDU or integral display
een. These diagnostic are run by commands from the programming panel, or from hin a control program once the system is fully operational.

## 4.5-a) Software testing and simulation

The preceding sections have outlined the various stages in hardware design and olementation. Over the same period of time, the software to control the target cess is developed, in parallel, for the chosen PLC system. These program modules ould be tested and proved individually wherever possible, before being linked ether to make up the complete applications program. It is highly desirable that any its or error be removed before the program is installed in the host controller.

The time required to rectify faults can be more than doubled once the software is ming in the host PLC.

Virtually all programmable controllers, irrespective of size , contain elementary tware - checking facilities. Typically these can scan through an installed program to eck for incorrect labels. Double output coils etc. Listings of all I / O points used , unter / timer settings and other information is also provided. The resulting ormation is available on the programmer screen or as a printout in the figure 11.3 owever, this form of testing is only of limited value, since there is no facility to eck the operation of the resident program.

In terms of time and cost economies, an ideal method for testing program modules is reproduce the control cycle by simulation, since this activity can be carried out in the sign workshop without having the actually connect up to the physical process. mulation of the process is done in a number of ways, depending on the size of ocess involved.

When the system is relatively small with only a handful of I/O channels, it is often ssible to adequately simulate the process by using sets of switches connected up to

PLC as inputs, with outputs represented by connecting arrays of small lambs or ys in the figure 4.4. This allows inputs to be offered to a test - bed controller taining software under test, checking the action of the control program by noting the ration and sequence of the output lambs or relays. By operating the input switches in cific sequences, it is possible to test sequence routines within a program. Where fast oonse times are involved, the tester should use the programming panel to force larger e intervals into the timers concerned, allowing that part of the circuit to be tested by manual switch method.

Most I / O modules have LED indicators that show the status of the channels. These be used instead of additional test actuators where digital outputs are concerned. alog inputs can be simulated in part by using potential dividers suitably connected to input channel, and corresponding analog outputs connected either to variable ices such as small motors or to a moving coil meter configured to measure voltage current. Standard sets of input switches and output actuators are normally available m PLC manufacturers.

When the system is larger with input / output channels and longer , more complex grams, the simple form of simulation described above becomes inadequate. Many ger PLC systems are fitted an integral simulation unit that reads and writes ormation directly into the I / O memory, removing the need to connect external itches, etc. The simulator is controlled from an associated terminal which can force anges in input status and record all changes in output status as the program runs, for er scrutiny by the test team.

The program monitoring facility provided with most programming terminals should used in virtually all these proceedings, since it allows the dynamic checking of all ments in the program including preset and remaining values as the program cycles. the figure 11.5 illustrates a monitoring display with status information shown on the ttom of the screen.

It is important to realize that the display on the programmer does not up date as oidly as the control program is executing, due to the delays in transmitting the data ross to the terminal.

Contacts and other elements that are operated for only a few scans are unlikely to fect the display, but since a human observer could not detect this fast a change, this not a significant disadvantage. To display all changes, the PLC should be run in agle step mode.

The monitor display shows a select portion of the ladder program, using standard mbols to depict contacts, output and present functions. All elements within the splay are dynamically monitored, indicating their status as shown in the figure 11.6


Figure 4.3 PLC printout of I/O static diagnostics information


Analog input (potential divider)

Figure 4.4 Process simulation using switches and lambs


Figure 4.5 Dynamic monitoring of program contacts using a graphic programming display


Figure 4.6 Symbols displayed in monitor mode

## 4.5-b)Installing and running the user control program

Once the control software has been proved as far as possible by the above, methods on a test machine, the next step is to try out the program on the tested PLC hardware installation. Ideally each section of code should be downloaded and tested
individually, allowing faults to be quickly localized if the plant misoperates during the program test. If this subdivided testing is not possible, another method is to include JUMP commands in the complete program to miss out all instructions except those in the section to be tested. As each section is proved, the program is amended to place the JUMP instructions so as to select the next section to be tested.

Where a programmable controller supports single - step operation, this can be used the examine individual program steps for correct sequencing. Again, the programming terminal should be utilized to monitor I/ O status or any other area of interest during these tests, with continuous printouts if this is possible.

Press F1 for help and example program

Network 1 Count the entering or leaving cars in otoprak


Network 2 setting the open position timing of gate 1(entering gate Q0.1)


Network 3 setting the open position timing of gate 2(entering gate Q0.2)


Network 4 setting the open position timing of gate 3(exit gate Q0.3)


Network 5 setting the open position timing of gate 4(exit gate Q0.4)


Network 6 Network 6 is control position of the first enter gate (Open or Closee)


Network $7 \quad$ Network 7 is control position of the second enter gate (Open or Closee)


Network 8 Network 8 is control position of the first exit gate (Open or Closee)


Network $9 \quad$ Network 9 is control position of the second exit gate (Open or Closee)


Network 10
(END)

```
//
//PROGRAM TITLE COMMENTS
//
//Press F1 for help and example program
//
NETWORK 1 //Count the entering or leaving cars in otoprak
LD IO.O
O IO.1
LD IO.2
OIO.3
LD IO.4
CTUD C1, +50
NETWORK 2 //setting the open position timing of gate I (entering gate
Q0.1)
//
//
//
LD QO.1
TON T1, +15
NETWORK 3 //setting the open position timing of gate 2(entering gate
        Q0.2)
LD Q0.2
TON T2, +15
NETWORK 4 //setting the open position timing of gate 3(exit gate Q0.3)
LD Q0.3
TON T3, +15
NETWORK 5 //setting the open position timing of gate 4(exit gate Q0.4)
LD QO.4
TON T4, +15
NETWORK 6 //Network 6 is control position of the first enter gate lopen
        or Closee)
    LDN T1
    AN Cl
    A IO.0
    = Q0.1
    NETWORK 7 //Network 7 is control position of the second enter gate
        (Open or Closee)
    LDN T2
    AN C2
    A IO.1
    = Q0.2
NETWORK 8 //Network 8 is control position of the first exit gate lopen
    NETWORK 8
    LDN T3
    A IO.2
    = Q0.3
    NETWORK 9 //Network 9 is control position of the second exit gate lopen
        or Closee)
    LDN T4
    A IO.3
    = Q0.4
5 5
5 NETWORK 10
    MEND
```


## CONCLUSION

When developing this project we see that PLC the individual's life easier, which it has gained our interest and notice.

With the information observed from our lecturer and our researchers for this topic PLC, is a convenent tool with a wide rage of useful ways to be used. Such examples can be mentioned several machines can be used at the same time, easy adjustments from the PLC program can be meet within a few minutes by the keyboard, installed PLL programs can be controlled or checked before within the office and laboratory, even the PLC programs for firm can be meet at home. It is very protective and safe for the workers which they me protected from dager, communication programs of PLCs within each other or within operates can happen with the PLC; the developed lantues have constructed the productivity, security, establishment security fast productivity, quality and we can see that PLC is a very cheap program that can be fundamentally used.

The PLC program is to fully control a parking area. Automation is achieved in this parking area and this shows that PLC is a very important device to control complicated processes.

## Table of Symbol

| INSTRUCTION | LADDER SEMBBOL | SMMATICS? |
| :---: | :---: | :---: |
| LOAD | HH | LD |
| AND | H1 | A |
| OR | L-1 | 0 |
| NOT | $/$ | NOT |
| LOAD NOT | 14 | LDN |
| AND NOT | -11 | AN |
| OR NOT | H/W | ON |
| AND BLOCK |  | ALD |
| OR BLOCK |  | OLD |
| OUT | $-0-1$ | $=$ |
| END | -(END)- | MEND |

## Compare Byte Greater Than Or Equal Contact

yumbal:


Opernuls:
nl. $\mathrm{ni}_{2}$ (unsignod bytc):
VB. 18. Q8. MB. SMB AC. Constant. ${ }^{\text {VD }}$. *AC

## Descriptien of eppervion:

The Compare Byte Grexer Then or Equal Contact s closed whea the byte vatue spored at addreas al $s$ greaver that or equal to the breve salue sporsed at widess nl. Power flows through the comact when losed
Compare Byte Less Than Or Equal Contact

Symbol:

$n 2$
Operands:
nl. 12 (unsigrod bytc):
VB. IB. QB. MB SMB. AC. Consems. VD . *AC

## Description of operation:

The Compore Bite Less Than or Equal Coutact is thood uthen the byte value stored ax aderies nl is ess than of equal to the bute ralue sorred at iddrcss n2. Power flows throigh the contuct when tosed.

## Compare Integer Equal Contact

valbol:

$n 2$
Opersada:

1. $\frac{1}{2}$ (signed inceger nord).

## ompare Double Integer Equal ontact

mbel:

pernads:
I. $n$ 2 (signed ateger double ivord)

VD. ID. QD.
MD. SMD. AC. HC. Constant. *VD. *AC

## ecription of operation:

xe Compare Double Integer Equal Contact is osed when the double word value stored at ldress al is equal to the double word value stored adress 32 . Power flows throush the contact hen closed

## Compare Double Integer Greater Than Or Equal Contact

ymbol:

$n_{2}$
perands:
n1. n2 (signed integer double word):

VD. $\operatorname{DD}, Q D, M D, S M D, A C$
HC, Constamt, *VD, *AC
veseription of operation:
Conpare Double Imeger Grenter Than Or Equal contact is closed when the double word value wored at address nl is greater than or equal to the butie word value swored at address n2. Power lows through the conumet whea closed.
Compare Doable Integer Less Than Or Equal Contact

Symbol:

n2

## Opernads:

 n1. $\mathrm{n}^{2}$ (signed integer double word):VD, ID, QD. MD. SMD.AC. HC. Constant. *D. AC

## Description of operation:

The Compare Double Integer Less Than Or Equal Contact is closed when the dorble word value stored al address nl is less than or equal to the double word value stored at address n2. Power llows through the contact when closed.

## Compare Real Equal Contact

Note: CPU 214 only.

## Symbol:



## Operands:

$$
\begin{array}{ll}
\text { n1. } 12 \text { (real): } & \text { VD, } \mathbb{D}, \text { QD. MD. SMD, AC. } \\
& \text { HC, Constant, VD. } A C
\end{array}
$$

## Deseriptian of operation:

The Compare Real Equal Contact is closed when the real value stored at address $n$ l is equal to the real value stored at address n2. Power flows through the contact when closed.
Compare Real Greater Than Or Equal Contact

Nate: CPU 214 only.

Symber:


Operanda:

$$
\begin{array}{ll}
\text { ni, } \mathbf{n 2} \text { (Dword): } & \text { VD, ID, QD, MD. SND, AC. } \\
& \text { HC. Constane, *VD. AC }
\end{array}
$$

## Description of eperation:

Compare Real Greaser Than Or Equal Contact is closed when the real value stored at address $n!$ is grealer than or equal to the real value stored at address 12 . Power flows through the comtact when closed

## Compare Real Less Than Or Equal Contact

Note: CPC゙ Il tonly.

Syabol:
$\rightarrow|<k|$
n2

## Operands:

al, a2 (Dword)
VD. D. QD. MD.
SMD. AC. HC. Constant.
*V. *AC

Dexcription of operation:
The Compure Real Less Than Or Equal Comact is closed when the real value stored at address il is less than or equal to the real vilue spored at address n2. Power flows through the consact when cloced.
Iavert Power Flow Contact
Symbol:


Operands:
(nore)

## Deccription of operation:

The NOT (Inver Power Flow) connact changes the stase of power flow. If pover flow reacties the Not coosset then it stops. When power flow does not reach the Nor comart. it sources power flow.

## Positive Transition Contact

Sy ybol:


Operands:
(mons)
Dexription of operation:
The Positive Transition Contact allows power 10 flow for one scan for each off-ro-0n trassition

## Negative Transition Contact

Symbot:
$\xrightarrow[\substack{\text { Operands: } \\ \text { (none) }}]{ }$

## Dexcription of aperation:

The Negative Transition Contac allows power to flow for ane sean. for each on-to-af unsition

## Ladder Coutact Examples



## Hevork 2

When latis on mad 10.5 in net on, then oupur 00.2 in turne on.


When VER is greater than or equalit to VEB, then olpat OO3 is rumed on


Aminart 6
End of the main uner program.


## Read Real Time Clock

Nore: Real Time Clook instrucrions are supporred by the CPL: It only.

Symbol:


Operands:
T (byte):
VB, $B, Q B, M B, S M B . * V D$.
*AC
Description el operation:
The Read Real Time Clock (READ_RTC) bax reack the currext time and daste from the clock and loads it in an \&-brte bufter (T).

## Lemple Memory Dita Startief at VB400:

 READ_RTC (Clock is read)| VB400 | 95 | Vear <br> Month |
| :---: | :---: | :---: |
| VB401 | 03 |  |
| V8402 | 24 |  |
| V8403 | 08 | Mour |
| VB404 | 00 | Minute |
| V8405 | 00 | Second |
| V8406 | 00 |  |
| V8407 | 06 | Day of Whak |
| 24Mar-95 |  |  |
| 8:00:00 |  |  |
| Friday |  |  |

Nete:
The time of day clock initializes the following dete and time after extended power outages or memory has been loar:

| Dase: | $01-J a n-90$ |
| :--- | :--- |
| Time: | $00: 00: 00$ |
| Dasy of Week | Sunday |

Note:
Do not use the READ_RTC / SET_RTC insuructions in both the main program and in an interrupt routine. If you do this and the clock insruction is evecuring whea the the interrupt thas also evecules the clock inseruction occurs. then the cloct instuction in the invernpp routine is not ereculed SM. 5 is then indicating that two simulanioous scoesses to the clack were aterupred.

## Set Real Time Clock

Nous: Real Time Clock inseructions are supporied by the CPC' 21t omly.

## Symbol:



## Opersads:

$T$ (bvie)
VB. IB. QB, MB, SMB, *VD. *AC
Description of operation:
The Sea Real Time Clock (SET_RTC) box writes the current time and dinse loended io an 8 -byte buffer (T) to the clock.

## Exaple Memory Data Starterg at VB400:

SET_RTC (Now vilus is writuon to ctock)

| VB400 | 96 | Year |
| :--- | :--- | :--- | :--- |
| V8401 | 03 | Month |
| V8402 | 24 | Day |
| VB403 | 08 | Hour |
| VB404 | 00 | Minute |
| VB405 | 00 | Second |
| VB406 | 00 |  |
| VB407 | 06 | Day of Week |
|  | 24-Mar-96 |  |
|  | $8: 00: 00$ |  |
|  | Fridey |  |

Note:
The time of daty cloct initializes the foltowing dare and time after ercended power outages or memory has been lose:

| Duse: | $01 \cdot \mathrm{Jann} \cdot 90$ |
| :--- | :--- |
| Time: | $00: 00: 00$ |
| Doy of Week | Sunday |

Note:
Do no use the READ_RTC / SET RTC insunctions in both the main program and in an interrupt routine. If you to this and the clock insenuction is erecuting whea the the interrupt that also evecuites the clock instruction occurs. then the clock insenuction in the intemup routine is not execotted. SM+. 5 is then set indicating that two simultaneous accesses to the clock were auempted.

## Real-time <br> Clock Instruction Examples

Antwork 1
When 10.0 is on, the clock is read and the vatue is stored in the buffer, starting at V8400.


When 10.1 is on, the yeat value (25) from the first byte of VBA00 is moved to ACO.


Netmork 3
When 10.2 is on, the year vatue in ACO is incremented by 1.


Notwork 4
When 10.3 is on, the new year value (98) is stored in Ve400.


Network 5
When 10.4 is on, the new year value is withen to the clock.


Notwork 6 End of the main user program.
(END)

## BCD to Integer

Symbol:


## Operands:

IN (word):

OUT (word):
VW, T. C, IW, QW, MW. SMW. AC, AIW, Constant *VD. *AC

VW. T, C, JW, QW. MW. SMW. AC. ${ }^{\text {VD. }}$. $A C$

## Description of operation:

The Comer BCD io imeger (BCD_I) bax comerts the $\operatorname{BCD}$ value ( $\mathbb{N}$ ) to an inveger value (OUT). If the inpun value conatiss an imalid BCD digit. the BCD/BN memory bit (SM1.6) is sel.

Integer to BCD
Symbol:


Operande:
$\mathbb{N}$ (word):

OUT (mord):

VW. T. C.IW. QW. MW, SMW. AC. ATW. Consant -VD. *AC

VW. T. C.IW. QW. MW. SMW, AC "VD, *AC

## Description of operavion:

The Conver Imeger to $\operatorname{BCD}$ (1 8CD) box convets the integer value (IN) to the BCD value (OUT). If the conversion produces a BCD number greaver than 9999, the BCD/BNN memory bit (SM1.6) is sax.

Integer Double Word to Real
Now: CPU 318 onty.

Symbel:


## Operands:

$\mathbb{N}$ (Dword):

OUT (Dword):
VD. ID. QD, MD. SMD,
AC. HC. Constant *VD. *AC
VD. D. $Q D, M D, S M D, A C$. *VD. *AC

## Description of operation:

The Inreger Double Word to Real (Di_ REAL) iastruction comerts a 32 bil signod integer ( N ) into a 32 thit real number (OUT).

## Truncate

Note CPLI 214omb.
Symbel:


Operands:

| IN (Dword): | VD, ID. QD. MD. SMD. AC. HC. |
| :--- | :--- |
|  | Constaut. ${ }^{*}$ VD. *AC |
| OUT (Dword): | VD. ID. QD. MD. SMD. AC. ${ }^{*}$ VD. |

## Description of cperation:

The Truncate (TRUNC) inaruction converts a 32 bia real number ( $\mathbb{N}$ ) inno a 32 thit signod inseger (OUT). Only the whale mamber portion of the real number is converied (roved-to-zero).
Decode
Symbot:


## Operands:

IN (byte):

OUT (word):
VB. IB. QB. MB. SMB. $A C$.
Consum. VD. *AC
VW. T. C. TW. QW. MW, SMW. AC, AQW, *VD. *AC

## Description of operation:

The Decode (DECO) box sets the bit in the ouspus word (OUT) that corresponds to the bit number represented by the leact-significam nibbte (LSN) of the iapur bye (IN). All ochas bits of the oupur wond are set to 0 .

## Eacode

Symbol:


## Operands:

IN (word):

OUT (byte)

VW. T. C. IW. QW. MW. SMW. AC. AIW. Conspmt. *D. *AC

VB. IB. QB, MB SMB. AC. *VD. AC

## Description of operation:

The Entoode (ENCO) box writes the bir mumber (bin *) of the least-significuar bit sef of the inppt word (IN) into the lead-significam nibble (LSN) of the couput brte (OUT).

## Seguent

Symbol:


Operands:

IN (bote):

OUT (byte)

VB. IB, QB, MB. SMBP.
AC. Coretant. *VD. *AC
VB. IB, QB. MB. SMB. AC. - VD. *AC

## Description of operation:

The Segment (SEG) bax generates a bit pattern (OUT) that ilfuminates the segments of a sevensegmeme display. The Hluminated zegments represem the character in the lead-significant digit of the inpar byte ( IN ).

## ASCII to Hex

Symbol:


Operands:

| LEN (byte): | VB. IB, QB, MB, SMB. AC. <br> Consari. VD. AC |
| :--- | :--- |
| IN (bote): | VB, IB, QB. MB. SMB. |

## Deacription of operation:

The ASCII to HEX (ATH) box convers the ASCII striag of leath LEN. garting with the character $\mathbb{N}$, to meredecimal digits starting at the loction OUT. The maximum bogth of the ASCII aring is 255 characters

Legal ASCII characters are the bevidecimal vatues 30-39, and 4146. If an illegal ASCII charncler is encompered, the conversion is terninated, and the NOT_ASCI memory bit (SM1.7) is sea.
Hex to ASCII
Symbot:


Operands:

| LEN (byte): | VB. IB. QB. MB SMB. AC Constant, ${ }^{\text {VD, }}$, AC |
| :---: | :---: |
| IN (byte): | VB, IB. QB, MB. SMB. *VD, * $A C$ |
| OUT (byte): | VB. IB. QB. MB, SMB, *VD. ${ }^{\text {AC }}$ |

## Description of eperation:

The HEX so ASCII (HTA) box comers the bexadecinal digits sterting with the inpul byte $\mathbb{N}$. to an ASCII string starting at the location OUT. The number of heradocimal digiss to be converved is specified by length LEN. The maximum number of the texadicimal digits that can be converted is 255.

Ladder Conversion Instruction Examples


Network 2
When 13.1 is on, 3 is decoded and the corresponding bit of WWO is set.


Network 3
When 13.2 is on, the 3 -character ASCI sting starting with the character at Vaso t converted to heradecimal digis starting at VBuO.


Hework 4 When 13.3 is on, a bly pattem is gensrated at C800 that illuminates the sogments of the cheracter represented by VB46.


Network 5 End of the main user program.
(END)

## HSC Definition

Symbol:


## Operands:

| HSC (byta): | CPU 212:0 |
| :---: | :---: |
|  | CPU 214: 0-2 |
| MODE (0nte): | CPU 212:0 <br> CPU 21H: 0 |

## Description of operation:

When the High-speed Counter Delinition (HDEF) bax is ensbled the referesod counter (HSC) is assigned a high-yped counter tjpe or MODE. Only ase HDEF bax may be used per coumter.

## High Speed Counter

Symbat:


Opernads:
N (word)

Ladder High-speed Operation Instruction Examples

Networt 1 On the first scan, the counter is enabled. Intial direction is set to coumt up. Start and reset inputs are set to active high. Ax mode is set


Network 2 When 10.2 is on, the current value of HSC1 is cleared and its preset value is set to 50 .


The Puse Output (PLS) box examines the specinl memary birs for that pulse cuapux ( $Q(0, x$ ). The pulse operation defined by the specill memory bits is then involed

When 0.1 is on, the Pulse Train Ortput control byte is set up, and the PTO operation is invoked: cycie time 500 ms . putse coun 4. PLSO $\rightarrow \mathbf{9 0 . 0}$


Alwork 4 End of the main user program.


Attach Interrupts
Symbol:


## Operands:

INT (byte)

EVENT (byte):
CPU 212: 0-31
CPU 214: 0-127

CPU 212:0.1.8-10. 12
CPU 214: 0-20

## Description of operation:

The Aunch Interrupts (ATCH) bax associates an internup event (EVENT) with an interrupt romise number (NT). and enables the internup event.

Detach Interrupts
Symbol:


Operanda:
EVENT (byc):
CPU 212: 0, 1.8-10. 12
CPU 214:0-20

Demeriptien of operation:
The Detach Internups (DTCH) box disassocintes an interrupt eveni (EVENT) from all imerrupt soctises, and disebles the imernupt event.
Interrupt Routine
Symbol:


Operands:
(word):
CPU 212: 0-31
CPU 214: 0-127

## Description of operation:

The Interupt Routine (INT) label marks the beginaing of the imerrupt routine ( a ). The maximum number of intermpts supponed by the CPU 212 is 32 , and by the CPU 214,128

## able Interrupts

bol:
(ENT)
rands:
riptien:
Enable Interrupes (ENI) coil giobnlly enables exsing of all attached internup evems.

## able Interrupts

bol:
(DIsI)
ription:
Dismble Interrupes (DISD) coil giobally disebles sring of all interrupt events.
arn from Interrupts
bal:
(EETI)
rapt
Conditional Retura from

rupta
mandse
Uncenditionat Return frow

Conditional Return from Interrupts (RETL) recurns from an inucrrupx based upon the ition of the preceding logic.

Unconditioasl Reaum from interrupts (RETI) must be used to terminnte each interrapt Be.

## Networls Read

Notr: CPC $21 /$ antu.
Symbol:


## Operands:

TABLE: $\quad$ VR. MB, VD. $A C$

## PORT: Coment

(CPU 214: 0)

## Description of operation:

The Network Read (NEIR) inctruction initiates a commanication operation to grater dut from a remore device through the specified port (PORT). as defined in the description table (TABLE).

You can use the NETR insuruction to read up to 16 bytes of information from a remote station and use the NETW instruction to write up to 16 bytes of information to a remase station, A maximum of eighe NETR and NETW instructions may be activated at any one time. For exmmple, you can have four NEIR and four NETW instrucions, or two NETR and six NETW instroctions.

## Network Write

Note: CPC' IIt mily.

## Symbol:



## Operands:

table:
VB. MB. *VD. *AC
PORT:
Consman
(CPU 24: 0)

## Description of operation:

The Network Write (NETV) instusction initintes a communicalion aperation to write datis to a remote derice through the specified por (PORT). as defined in the description table (TABLE).

You can use the NETR instruction to read up to 16 bytes of information from a remore slation, and use the NETIV anstruction to write up to 16 bertes of information to a remote station. A mbikinuum of egha NETR and NETW instrucions may be activicd al any one time. For example. sou can hate four NETR and four NETV instuctions. or Iuo NETR and six NETW iastructions.

## Transmit

Sumbol:


Operaads:
TABLE (bytc):

> VB. IB. QB. MB. S:MB. *DD. *AC

0

## RORT ibyre)

## Description of uperation:

The Transmil (Xhut) bex involes the transmission of the tuta tuffer (TABLE) The first enth in the dara bufter specifies the number of bytes to be transmitted PORT specifies the commumatuon port to be used ior transmission. It must alnays be

## Data Sharing with Interrupt Events

Because internupt events are asynchronous to the main wee-program, they can occur at arry point duriag execusion of the main user-program. When the main progran and an intermpt romime share dex. you must undersand the noture of the problems that can arise and how to aroid such problems.

Data-sharing problems can occur in situation uthere a sequence of operations are performed in The main program on dave stored in a mermory location sharod by the main program and an internupt routine. Ufan intermediate result is sored in the shared memory focation, thea an interrupt event occurring before the sequence is complete will cause the internupt rowine to be enecuted with invalid dath or it will corrupe an intermediate value in the nazin program.

The situations described above apply whecher you urite your programs in STL or LAD. If you write sour programs in LAD. you should also be aware that many LAD instructions produce a sequence of STL instructions. If the LAD instruction is located in the main program and is operating on datia stored in a sharod memory location an interrupt event cas occur between the execution of the STL. instructions. attering intemmatiate values and making it appear that the L.AD instruction execuled imcorrecth. For rechniques to avoid problems with data shaning see Proprommus Techniques for Dena Sharing

## Programming Techniques for Data Sharing

The folloning programming techniques stould be followed to aroid problems with data sharing between your mann prograni and interrupl routhes. These techniques either ressrict the way access is made to shared memony locations, or they makic instinction sequences using shared memon: locations unisterruptible. The approprnase rechnique depends upon the size of the dala being shared (simple ekements sucts as a bitc. word or double-word variable or complex elcments such as multiple variables) and the programming language (STL or LAD).

If the shared data is a single butc. "lord. or doublenord variable and tour program is wriuten in STL. tuen make sure that intermediate or tumporany values are not stoned in shared menron locations.
79 A shared location should be accessed in the man program only as the initial souree value or the final destination value in is scavence of oderations

If the shared dano is a single brae word or doubleword cariable and your pogram is writuen in LAD. then access shored memory locetions using a Move inaruation. If the main program performs one or more aperaciones on a cola vilue provided by an internop routine the Move instruction nuss be used to move the dia value from the shared memory locmion to a mon-shared memary location of to an accumultaror. If the min program performs one or more opertions on data in criter to provide a valve to an internp rouline. then the las operation muss be a Move inservacion the moves the dina value from an accumulator or conshared menory loccuion to the shared mexiory location. Other insarnacions in the sequence must noa directly accuss the shared menory locmion.

If the shared data is compread of redrexd byics works. or double-words whose values nuss agree: for example. the pressure and temperature of a ges in a lunk, then the intermpr disableterstle instructions, DISI and ENL, ama be used lo control imermper routine exraction. Al the poim in your main program (STL or LAD) whace opantions on shand memory locxions sate to begia imermpss must te divelind. Once all actions alibecting shared locuions are compliee. intempts miss be reemabled Duning the lime the istornpes are disabled, intermpp routioss cannot axecute and wow shared memory locetionss.

Interrupt Event Priority Table

| Interrupt Description (By group priorthy) | Event | In Grow Prienty | Supper ted in CPU 2 |
| :---: | :---: | :---: | :---: |
| Coman. (lighan Priority) |  |  |  |
| Recaive intermpx | 8 | 0 | $Y$ |
| Trusmit complete intermpt | 9 | $0 \times$ | $Y$ |


| Diserete (Middle Priovity) |  |  |  |
| :---: | :---: | :---: | :---: |
| Rising edge. 10.0** | 0 | 0 | Y |
| Rising edge 10.1 | 2 | 1 |  |
| Rising edee 10.2 | + | 2 |  |
| Rising edee. 10.3 | 6 | 3 |  |
| Falling dise. 10.0 * | 1 | $\downarrow$ | Y |
| Falling ede. 10.1 | 3 | 5 |  |
| Falling edge, 10.2 | 5 | 6 |  |
| Falling edere 10.3 | 7 | 7 |  |
| HSCO CV =PV <br> (curcta value = preser value) | 12 | 0 | Y |
| HSCl CV $=$ PV <br> (cwront value = presel value) | 13 | 8 |  |
| HSCI dirsectioa inpax changed | 14 | 9 |  |
| HSCI extrual mat | 15 | 10 |  |
| HSC2 CV $=$ PV <br> (curnme value a preset value) | 16 | 11 |  |
| HSCZ direction input charged | 17 | 12 |  |
| HSC2 exarmal resel | 18 | 13 |  |
| PLSO pule coumt complate interapt | 19 | 14 |  |
| PLSI pulse courat complete intersup | 20 | 15 |  |

Tined (Lowest Privity)
Timed intempt $0 \quad 10 \quad 0 \quad Y$
Thaed interrapt I 11 I

[^0]adder Interrupt / Communication astruction Examples

Nourch 1
On be first scme, create a poituer to the data to be trensmitted. setect freeport mode, 9000 haud, no perity. 8 bits par charecter. 8M330 is the freeport controd byte.


Whork 2
When 10.0 and Sme. 5 are both on, the message in the burfer (pointed to by VOTOO) is tranamitued. SMM. 5 is on when the trenamiter is hite.


## not 3

Assion recolve internupt event I to internpt routine 0 , and enable the routive.


## Alotwork 4

End of main ladder program.


Mrwork 5 Eegin internupt routhe 0 .


Compere recerved charecter in species memory byte SMB2 whin captat letter " $A$ " If character is " $A$ ", 00.1 is set.


Network 7 Return from interupt to main program.


## Horteontal Lines

In tader logic, horisomal lines sepresens wites comercing elomens in series.

All lines in a metwork man be counected to valid cilements.
All matworts mast moninma is a coil or a box.

## Vertical Lines

Io fadder logic, verical lines reppesent sires connexing io paraliel trackies.

All linss in a metwork mand be connected to valid elemants.
All notroris nast ieminmec in a coil or a box.

## AND Word

Sumbor:


Operands:
NI. W2 (word):

UUT (nord):

VW. T. C. IW. QW. MW. SMW. AC. AIW. Constant. *VD. AC

VW. T. C.IW. QW. MW, SMW, AC. *DD. *AC

## Deacription of apersition:

The AND Word (WAND_W) box ANDs the xoreaponding bits of the inpur words $\mathbb{N} 1$ and $\mathbb{N} 2$, rod loads the result (OUT) in a word.

Vele:
Whea $\mathbb{N} 1 \neq$ OUT and $\mathbb{N}_{2} \neq$ OUT:
If IN2 and OUT are direct-addressed eperands. and if OUT conains one of the brtes of $\mathrm{P} \sqrt{2}$. then the insuruction is imatid.
If IN2 is an indirect address and OUT is a direct address containing one of the bytes of the indirea adtress poinwer. then the instuction is invalid

## AND Double Word

Symbel:


Operands:

N1. $\mathbb{N} 2$ (Dword):
OUT (Dword)

VD. ID. QD. MD. SMD. AC. HC. Comstant. *VD. *AC VD, ID. QD, MD, SMD. AC. -VD. ${ }^{\text {AC }}$

## Deacription of operation:

The AND Double Word (WAND_DW) bar ANDs be comresponding bics of the inpus double words

INI and IN2, and loads the resull (OUT) in a double word.

## Note:

When INI = OUT and ON2 \# OUT

- IfIN2 and OUT are direct-addressed operands. and if OUT contains one or the brites of IN2. then the instruction is imvalid.
- If IN2 is an indirect address aud OUT is a direct address conraining one of the bytes of the indirect addren pointer. then the instruction is invalid.


## OR Word

Symbot:


Operands:
DN1. $\mathrm{N}_{2}$ (word):
VW, T, C. IW, QW. MW. SMW. AC, AIW, Coostant *VD. *AC

OUT (word): AC. *VD. AC

## Deseription of operation:

The OR Word (WOR_W) bax ORs the corresponding bits of the input words IN1 and IN2. and loeds the result (OUT) in a word.

## Note:

When $\mathrm{DN} 1 \neq \mathrm{OUT}$ and $\mathrm{N} 2 \neq \mathrm{OUT}$ :

- IfIN2 and OUT are direct-iddresed operands. and if OUT contains one of the bytes of IN2. then the instructioa is imalid.
- If IN2 is an indirect address and OUT is a direa addrese contraining one of the bytes of the indirece adtress pointer, then the instruction is invalid.


## OR Double Word

Symbot:


Operands:
$\mathfrak{N} 1 . \operatorname{N2}($ Dword):
VD. ID. CD. MD. SMD. AC, HC. Constan. VD. *AC

OUT (Dword):
VD. $D, O D, M D . S N D, A C$. -VD. *AC

## Description of operation:

The OR Dooble Ward (WOR_DW) bax ORs the correpponding bits of the imphe double words DNI and IN2. and loads the result (OUT) in a double wend

## Note:

Whea $\mathbb{N} 1 \neq$ OUT and $\mathbb{N} 2 \neq$ OUT:

- URD2 mal OUT tre direct-addressed operands. and if OUT connins one of the bries of DV2. than the instruction is invalid.
- If N2 is an indirea adress and OUT is a direct addruss coataining one of the byes of the indirea adtras pointer. then the inctuction is invalid.


## XOR Word

Symbol:


## Opernads:

N1, N2 (ward):

OUT (wond):

VW, T, C. JW, QW. MW. SMW. AC, AW, Comenal VD. *AC

VW. T. C.IW. QW. MW. SMW, AC. ${ }^{*}$ VD, *AC

## Descripion of opernitioa:

The Evcluive OR Word (WXOR_I) bax XORs the corresponding bis of the inpor word $\mathrm{N} I$ and W2, and londs the revill (OUT) in a word

## Note:

When $\mathrm{NN}_{1} \neq$ OUT and $\mathrm{N}^{2} \approx$ OUT:

- If $\mathbb{N} 2$ and OUT are direct-mddresed openande and if OUT conalins one of the brtes of IN2 then the instruction is irvalid
- If MN2 is a indirece address and OUT is a direte adtres corraining ons of the bytes of the indirea addres pointer. then the instruction is invalid.


## XOR Double Word

## Symbot:



Operames:

| DN1, DV2 (Dwered: | VD, ID, CD, MD, NDD, AC, HC. Constant, "VD. *AC |
| :---: | :---: |
| OUT (Dword): | $\begin{aligned} & \text { VD, } \mathbb{D}, \mathbf{Q D}, M D, S M D, A C,{ }^{*} V D . \\ & * A C \end{aligned}$ |

## Deacription of operatioa:

The Exclusive OR Doable Word (WXOR DW) boox XOR's the corresponding bits of the irput double words WI and DR2 and loads the result (OUT) in a double word

## Note:

When $\mathbb{N}: \neq$ OUT $m d \mathbb{N} 2 \neq$ OUT:

- If IN2 and OUT Exe divect-adtressed operands. and if OUT contains ane of the byes of $\mathbb{N N}_{2}$. then the instruction is tavalid.
- If $\operatorname{NN} 2$ is an indirect adress and OUT is a direa adiess containing one of the bytes of the indina adtress pointer. then the ineruction is anvlid.


## Invert Word

Symbol:


Opermands:
IN (word):

OUT (word):

VW, T. C.IW. QW. MW. SMW. AC. AIW. Conshart. *VD. AC

VW, T. C. IW, QW. MW. SNW. AC. *D. *AC

## Decription © (eperation:

The Imver Word (DNV W) bax alices the owes complement of the inpas word valee (IN) and londs the remalt in a word value (OUT).

## Invert Double Word

Symbol:


Operands:
DN (Dword):

OUT (Dword):
VD. DD. OD, MD. SMD. AC.
HC. Comian "VD. AC
VD. DD. QD, MD. SMD. AC. -VD. AC

## Description of operation:

The Inver Dooble Ward (INV_DW) bax takes the ons complement of the input docble ward value (W) and loods the reail in a doutic word value (OUT).

## Ladder Logical Operations Examples

Network 1 Every scan, AND WWIOD and VW200 together and store the result in WW200 Aleo, OR WW300 and WW400 together and store the resum in WW500.


Hotwork 2 When 10.0 is on, "XOR" AC1 and ACO together and store the resin in ACO.


Antwork 3
When 10.1 transtions from off to on. inver ACO (ones complement) and more $h \ln A C O$.


Notwork 4
End of main user program.
$\int$ (END)

## Add Integer

Symbol:


## Operneds:

N1. Ni2 (wort):

OUT (word):

VW. T. C.IW. QW. MW. SMW. AC, AIW. Constan. *VD. AC

VW, T. C. IW. QW. MW, SMW. AC. *VD. *AC

## Dexcription of operation:

The Add Inreger (ADD_1) bar adits two 16 hit ingogers (IN1. DN2), and produces a 16-bit recult (OUT) as is shown is the equasion:
$\mathrm{N} 1+\mathbb{N} \mathbf{2}=\mathbf{O U T}$

## Note:

When $\mathbb{N} 1 \neq$ OUT $\operatorname{and} \mathbb{I N} 2 \neq$ OUT:

- If IN2 and OUT axe direcc-adresesed opernids. and if OUT contedss one of the bytas of IN2. then the instruction is iuvalid
If $\mathbb{I N} 2$ is an indirect address and OUT is a direct adifess containing ore of the bytes of the indfirec address pointer, then the instruction is invalid.
Add Double Integer
Symbol:


Operanals:

N1, N2 (Dword):

OUT (Dword):

VD, DD, QD. MD. SMD. AC. HC. Consianl. *VO. *AC

VD, ID. QD. MD. SMD, AC. *VD. ${ }^{\text {AC }}$

## Description of operation:

The Add Dowble Imeger (ADD_DI) box adds two 32-bit integers (IN1. IN2), and produces a 32 -bit resul (OUT), as is shown in the equation:
$\mathrm{N} 1+\mathrm{N} 2=\mathrm{OUT}$

## Nete:

When DN1 $=$ OUT and IN2 $\#$ OUT:

- II INZ and OUT exe direct-mdtremed operands. and if OUT consmines one of the bytes of DN2. then the inseruction is invalid.
- Y DN2 in an incliruca adtress and OUT is a direct addrass containing one of the bites of the indirect sdoress pointer. then the instruction is invelid.


## Add Real

Nove CPC' $31+$ ondy.

## Symbele



## Operander:

| INI, RN2 (Dword): | VD, ID, QD, MD, SMD. AC. HC. Cosstam. *VD. *AC |
| :---: | :---: |
| OUT (Dunord): | VD. ID. OD. SMD, AC *VD. *AC |

## Desertpition of operation:

The Add Reail (ADO_R) box adds swo 32bit real numbers (INI. IN2), and prodroes a 32 -bil seal number remit (OUT), as is shown in the equmion:
$\mathbb{N} 1+\mathbb{N} \mathbf{N}=$ OUT

## Note:

When IN1 $=$ OUT and $\mathbb{N} 2 \neq$ OUT:

- If IN2 and OUT are dinect-addessed operunds. and if OUT comains one of the bytes of DN2. then the instruction is invalid
- Ir aN2 is an indirect address and OUT is a direct addexs consining one of the bytes of the indira sdines pointer. then the instuction is imalid.

Subtract Integer
Symbol:


Opernede:
INI. N2 (word)

OUT (word)

VW. T. C.IW. QW. MW. SMW. AC. ANW. Consam - VD. *AC

VW.T.C.IW. QW, MW. SMW. AC. ${ }^{\text {VD }}$, *AC

## Devcription of operation:

The Suburac Inwerer (SUB_D box suburects two 16 bit irtegas (INI, N2), and prodices a 16 -bit reoph (OUT). as is shown in the equation:
IN1 - IN2 = OUT
Note:
When $\operatorname{NI}$ \% OUT and $\mathbb{N} 2=$ OUT

- IID2 and OUT are cinect-adiressed opernats. and if OUT contains one of the bytes of IN2. than the instruction is hnalid.
- II N 2 is an indirect addross sad OUT is a dirver address containing one of the bytes of the isdirect address poister. then the instruction is invalid.


## Subtract Double Ioteger

Symbol:


## Operands:

IN1, IN2 (Dword):

OUT (Dword):

VD. ID. QD. MD, SMD. AC. HC. Conemat *VD. *AC

VD, 1D. QD. MD. SND. AC. -VD. ${ }^{\text {AC }}$

## Dexcripion of eperation:

The Subtract Double Integer (SUB_Di) bax suberncts two 32bit integers ( (NL. IN2), and produces a 32 -bit readl (OUT). at is shown in the equmion:

INI- WN = OUT
Note:
When $\mathbb{N} 1=$ OUT and $\mathbb{N} 2 \neq$ OUT:

- IfIN2 and OUT are direct-addrosed operands. and if OUT contains one of the byes of IN2. then the instruction is invalid.
- If N 2 is an indirect addess and OUT is a direat stitess copaining one of the bries of the indirect addruss pointer. then the inctruction is invalid.


## Subtract Real

Nowe: CPU 214 only.
Symbol:


## Operaads:

| R1, IN2 (Duand): | VD, ID, QD. MD, SMD, AC, HC. Consane:VD. ${ }^{\text {AC }}$ |
| :---: | :---: |
| OUT (Dword): | VD, ID. QD, SMD. AC. *VD. AC |

## Description of operation:

The Surnce Reel (SUB_R) box mibructs two 32bin rell numbers ( $\mathrm{NN}_{1}$, $\mathrm{NN}_{2}$ ) and protuces a 32 -bin ren mumber result (OUT), is shows in the equation:
$\mathbb{N}_{1}-\mathbb{N} \mathbf{N}=$ OUT

## Nowe:

When IN1 $=$ OUT and IN2 $=$ OUT.

- IfIN2 and OUT are direcieddressed operands. and if OUT conains one of the brtes of N2. thea the inaruction is invalid.
- If N2 is an indirect address and OUT is a direct adders conniniag one of the bytes of the indirect aditess pointer. then the instruction is invalid.

Multiply Integer
Symbel:
$\begin{cases}\text { EN } & \\ \text { INI } & \\ \text { IN2 } & \text { OUT }\end{cases}$

## Operands:

N1. N2 (womd):

OUT (Dword):

VW. T. C.IW. QW. MW. SMW, AC, AWW, Constant. -VD. *AC

Deseription of gperation:
The Kulliply intefor (MUL) bex maltipliss two 16-bin integers (DN1, DN2, and produces a 32 tit result (OUT). as is showa in the equatioa:

N1 ${ }^{\text {N }} \mathbf{N} 2=$ OUT

## Note:

Some overluppise impur and ouput operands are invalid

## Multiply Real

Neve: CPL 114 onlu.

## Symbol:



## Operseds:

IN1. DN2 (Dword):

OUT (Droord):
VD, ID, QD, MD. SND. AC. HC. Constant. VD. ${ }^{*}$ AC

VD. 1D, QD, SND. AC. VD, - AC

## Descripion of operation:

The Nuthiphy Real (MUL R) bax multiglies two
 bit roil namber reguh (CUT), as is showa in the equation:
$\mathrm{IN} 1 \cdot \operatorname{IN} 2=$ OUT
Noter
When $\mathbb{N 1} \neq O$ T and $\mathbb{N} 2 \neq O U T$ :

- IIIN2 and OUT are direct-addressed operinats. and if OUT comaliss ane of the bres of $\mathbb{N} 2$. then the instruction is imvelid
- IU DN2 is an indirea adires and OUT is a divect adtress poataining one of the bytes of the indiroct address poinver. then the insinuction is imalid


## Divide Integer

Symival:


## Operaads:

| IN1. IN2 (mond): | VW. T. C. IW. QW. MW, SMW. AC, ATW. Coostant, *VD. •AC |
| :---: | :---: |
| OUT (Dword): | VD, ID, QD, MD. SMD. AC. 'VD -AC |

Deseription of eqermiom:
The Divide Integer (DIV) box divides two 16-bit integers (IN1, DNY), and prodroes a 32 -hit result (OUT) composed of of a 16 -bit anotien and a 16 . bit remainder. as is showa in the equation:

NNI / DN2 $=$ OUT

## Nams:

- Some overapping input and oupp opernads ere invalid.
- The 32 bit recult ( 0 UT) cannot be the smoe as the second inpan (IN2).


## Move Byte

Symbol:


## Operames:

N (byto):

OUT (byte)

VB, IB. QB. MB. SMB.
AC. Constant. ${ }^{*}$ VD. ${ }^{\text {AC }}$
VB. IR QB, MB. SMB. AC. *VD. *AC

## Deseriptien of operation:

The Move Byre (MOV_B) box moves the input byte (IN) to the ouque byte (OUT). The input bite is son alkered by the mone.

## Move Word

Symana:


## Operanda:

$\mathbb{N}$ (word)

OUT (word):
VW. T. C, IW, QW, MW, SMW. AC. ANW, Constint, -VD. AC

VW. T. C. IW. QW. MW. SWW, AC. AQW, *VD *AC

## Description of operation:

The Move Wad (MOV_W) bax noves the inph word (IN) to the ourpai mord (OUT). The implit word is not ahered by the move.

## Move Double Word

Symbol:


## Operusds:

| IN (Dword): | VD. ID. QD. MD, SMD. AC. HC. Coostant VD. *AC. \&VB. alb. AQR AMB. AT. AC |
| :---: | :---: |
| OUT (Dword): | $\begin{aligned} & \text { VD. ID. QD. MD. SMD. AC. }{ }^{\text {VD }} \text {. } \\ & \text { *AC } \end{aligned}$ |

## Beacription of operation:

The Move Double Wond MOV_ DW) bax moves the input deoble word (DN) to the output double word (OUT). The inppu double word is not athered by the more.

## Move Real

Nover CPC $21 / 4$ only:
Symbol:


Oparmele

| IN (Dword): | VD, DD. QD. MD, SMD. AC, HC. Conetme *VD. *AC |
| :---: | :---: |
| OUT (Dword): | VD. ID. QD. MD. SMD. AC. *VD *AC |

## Description of operation:

The Move Real (MOV R) bex mores a 32-bit real inpply docible wod (IN) to the outpue dorble word (OUT). The iaput deable word is not altered by the move.

## Block Move Byte

Symbel:


Opernadr

OUT (bye):
$N$ (byre):

VB. B. QB. MB. SNB ${ }^{*}$ VD. *AC
VB. IB. QB. MB. SMB. ${ }^{\text {VDD }}$ *AC
VB, IB. QB. MB. SMB. AC. Comana *VD. *AC

## Deseription of eperation:

The Block Move Byw (BLXMOV_B) box move the mumber of bytes spocifiod (N). from the input acmy staring at $\mathbb{N N}$, to the oulpue array sarring at OUT. N bas a range of 10255.
Block Move Word
Symbel:


Operands:

| $\mathbb{N}$ (word): | VW. T. C.IW. QW. MW. SMW. ANW. *VD. *AC |
| :---: | :---: |
| OUT (word): | VW, T, C. TW, QW. MW, |
|  | SMW, AQW, *VD. *AC |
| $N$ (byte): | VB, E, QB. MR SMB. |
|  | A. Constant. ${ }^{\text {a }}$ D. ${ }^{\text {a }}$ |

## Descriptios of operation:

The Block Move Word (BLKMOV_B) box mones the munker of words specified (N2. trom the input array starting if $\mathbb{N}$. 10 the culput ammy scarting at OUT. N has a range of 10255 .

Swap
Symbol:


Operandat
IN (word):

VW, T, C, IW, QW, MW, SMW. AC. ${ }^{\text {V }}$ D. ${ }^{\text {AC }}$

## Description of operatios:

The Swap Byte bex exchanges the most-significaat bye with the lomerignificant byre of the word (IN)

## Shift Right Word

Symbot:


Opernads:
$\mathbb{N}$ (word):
N (byte): VB, BB, QB, MB. SMB, AC. Constant ${ }^{*}$ VD. ${ }^{\text {AC }}$
OUT (mond): VW, T. C, IW, QW, MW, SMW, AC. *VD. *AC

## Decription of operation:

The Shill Righe Word (SHR,W) box shiftr the word value (IN) right by the shift count (N) and londs the repall in the curper word (OUT).

SM1.0 (zero) $\quad=1$ if OUT -0
SMI. 1 (overflow) $=1$ if bat bid shitited out $=0$

## Note:

When $\mathbb{N}$. OUT:

- If N und OUT are direct-mideresed operiads, and if OUT comains N . then the insernction is innalid
- IfN is an indireca adoress and OUT is a direct adreses containing ane of the byes of the indirect adderss poimes, thea the inennction is invalid
- IIN and OUT are indiroca adtress pointers and the pointers are equal, then the insernction is invalid


## Shift Left Word

Syumed:


## Operads:

N (word):

N (byte):

OUT (word):

VW. T. C. IW. QW.MW.
SMW. AC, AJW. Constamt *VD. AC

VB, 价 QB. MB. SMB.
AC. Constame *VD. *AC
VW, T.C.IW.QW. MW. SMW, AC. ${ }^{*}$ VD, *AC

## Description of operation:

The Shift Lef Word (SHL_W) bax shits the word vulue (IN) let by the shaid coum ( $N$ ) and loand the result in the output word (OUT).

$$
\begin{array}{ll}
\text { SMI.0 (zero) } & -1 \text { if OUT }=0 \\
\text { SMI. I (overlow) } & =1 \text { if lost bit chitted our } \\
=0
\end{array}
$$

## Nowe

When $\mathbb{N} *$ OUT:
If N and OUT are direct-adressed operands, and if OUT coatrios $N$. then the instruction is invalid
If N is an indirect address and OUT is a direct adtress comanining ose of the bertes of the indirect nditess pointer, thea the instruction is invalid.
If N and OUT are indirect address poimers and the pointers are equal, then the instruction is invalid.

## Shift Left Double Word

Symbol:


Operanads:
IN (Dword): VD. D. QD. MD. SMD. AC. HC. Constaty. ${ }^{\circ}$ D. *AC

| N (byre): | VB. IB. QB. MB. SMB. AC. Constant. *VD. *AC |
| :---: | :---: |
| OUT (Dword): | VD. $\operatorname{D}$. QD. MD. SMD. AC. ${ }^{*} V D$ - AC |

Description of operation:
The Shith Lea Docble Word (SHI_DW) bax shitits the double word velue (IN) leat by the shit coums (N) and loads the resuh in the cutpou double word (OUT).

$$
\begin{array}{ll}
\text { SM1.0 (zero) } & =1 \text { if OUT }=0 \\
\text { SM1.1 (overfiow) } & =1 \text { if lest hit shited ove } \\
=0
\end{array}
$$

## Note:

Whan $\mathbb{N}$ : OUT:

- If N and OUT axe diroct-eddressed cperands. and if OUT coctrains N , thea the instruction is irvalid
- IfN is as indireat address and OUT is a direca adfess compining one of the bytes of the indirect address pointer. then the instruction is imvelid.
- If N and OUT are indirect address pointers and the pointers are equal. than the instruction is invalid.

Shift Right Double Word
Symbol:


Operands:
IN (Dword):

N (brace):

OUT (Dword):

VD. ID, QD. MD. SMD. AC HC, Constana *VD. *AC

VB. IB. Q8, MB SMB. AC. Constant *VD. *AC

VD. ID. QD, MD. SMD. AC -VD. AC

## Desertption or operation:

The Shift Right Double Word (SHR_DW) box stiths the double word value (IN) right by the shill count (N). and loods the reatit in the oupm double word (OUT).

$$
\begin{array}{ll}
\text { SM1.0 (zero) } & =1 \text { if OUT }=0 \\
\text { SM1.1 (overiow) } & =1 \text { if las bia shifted our } \\
=0 &
\end{array}
$$

## Note:

When IN $=$ OUT:

- If $N$ and OUT are direct-adtressed operands and if OUT comains $N$, then the insenction is invalid.
- UN is an udirecu sdicess and OUT is a direct address conativiag ane of the bytes of the indirect adderss pointer. then the inaruction is isvalid.
- If N and OUT are indirect address poimers and the pointers are equil, then the inseruction is invalid.


## Rotate Right Word



## Operands:

| IN (word): | VW, T, C. IN. QW, MW. SMW. AC. AW. Constant. *VD. *AC |
| :---: | :---: |
| N (oute): | VB. IB. Q8. MB. SMB. AC. Constant *VD. *AC |
| OUT (mond) | VW, T. C. IW, QW. MW. SMW. $\mathrm{AC} . * \mathrm{VD} . * \mathrm{AC}$ |

## Description of operation:

The Ratice Right Ward (ROR_W) box rotites the word value (IN) right by the shif count (N) and loads the result in the oukgen word (OUT).

SM1.0 (zem) $\quad=1$ if OUT $=0$
SMI. 1 (overflowi = 1 if bast bit rotuted - 0

## Note:

Whes $\mathbb{N} \neq$ OUT:

- If N and OUT are direct-adiessed operands, and if OUT contains $N$, the the inseruction is invalid.
- IfN is an indirect adress and OUT is a direct sdrexs comanining one of the bvies of the indirect address poimeter. then the instruction is invalid
- If N and OUT are indirect addrom poiviers and the pointers are oqual. then the instruction is invalid


## Shift Register Bit

Symbol:


Dperands:
DATA. S_BIT (bit): L Q.M.SM, T.C.V
$V$ (bute):
VB, IB, QB, MB, SLIB, AC Constant *VD. *AC

## Description of operation:

The Shift Repister Bir (SHRB) instnuction shits he value of DATA into the shil regiser. S_BIT pocifies the leass-sigaificant bit of the shift egister. N specifies the length of the shif regiger und the direction of the shif (shift plus $=$ N. shit nimus $=-N$ ).

## Fill Memory

iymbol:

perrands:
N (mord):

UTT (Mord):
$V$ (byce):

VW. T. C.IW. QW. MW. SMW. ANW. COnstant *VD. *AC
VW. T. C. IW. QW. MW. SMW, AQW. *VD. AC

VB. IB, QB. MB. SMB. AC. Constini *VD. *AC
sescripsion of operution:
The Fill Memary Box (FILL_N) fills the memory tarting at the output word (OUT) with the word nper paulum ( $\mathbb{N}$ ) for the number of nords pecified by $N$. $N$ has a range of 1 to 255.

## Move / Shift / Rotate / Fill Examples

Nctmork 1 When 10.0 and 10.1 are on then move veou 10 ALCy, ano swap the most significant byte (MSB) of WWO with the LSB of VWO.


Networt ? When 10.2 is on then move VB20-VB23 to VB100-VB103.


Nerwark 3 When 10.3 is on then fill W200-WW218 with O's.


## Necuork +



Notwork 6
Main end of the user program.

## Output

Symbol:


## Operands:

$$
\text { n (bit): } \quad \text { I. Q.M. SM. T. C. V }
$$

## Dexcription of operatima:

An Output coil is furned on and the Bit stored at podress $n$ is sat io I when porver flows to the coil.

A negnted ouppul can be created by placing a NOT (Invert Power Flow) contact before an outpux coil.
Output Immediate Coil
Symbel:


## Opernuds:

n(bir): $\quad Q$
Description of operation:
An Oupras Immediate Coil is turned on and the Bit at output address $n$ is set to I when power flows to the coil. An apetve of the addressed image register ouxput Bin and also the correppoading physical outpuil Bin occurs immediately after the coil is scanmed without witing for scen cycle completion.

## Set

Symbed:


Opermads:

| S_BIT (bit): | I. Q.M.SM. T.C.V |
| :--- | :--- |
| N f(bre): | IB, QB. MB. SMB. VB. AC. |
|  | Constanl. VD. AC |

## Dexcription of operation:

The Set Coil sets the range of poinss sarting an S_BIT for the number of points specifiod by N

## et Immediate Coil

In tool:
$S$ BIT
(SI)
N
pernande: S_BIT (bit): N (bye):

Q
IB. QB, MB. SAB. VB, AC. Constant *VD. *AC
excription of operation:
be See Immediate Coil immediately sets the range f points starting it S_BIT for the number of points coifed by $N$.
Reset Coil
ynubol:
$\left.\mathrm{S}^{\mathrm{S}} \mathrm{R}\right)^{\text {BIT }}$
perands:
S_BIT (bit):
L Q. M. SM. TIC. V
IB, QB, MB, SAB. VB, $A C$. Consent, "VD, *AC

## eseription of operation:

He Revel Coil resat the range of points smarting at BIT for the number of pins specified by N. If BIT is specified to be cither 1 T or a C bit then ah the timedcoumer bit and the timericoumer urgent value are resell.

## Reset Immediate Coil

ymbol:
SHIT


N
ascription of operation:
The Reva Impeding Coil immerinecty resets the mange of points starting a S_BIT for the amber of points specified by N .

## Ladder Output Coil Examples

Network 1 When 10.0 is on, then output 00.1 is fumed on.


When 10.1 is on, then outputs Q1.0, Q1. 1 and 01.2 are set (turned on).
These outputs will remain on, oven if 10.1 is tuned off, until they are reset.


Network 3 When 10.2 is turned on, then outputs Q1.0, Q1.1 and Q1.2 are reset plumed off


Notwork 4 End of the main user program.
(END)

End
Symbol:
(END) Conditional End

Operands:
(none)

## Description of operation:

The Conditional End coil terminates the main user program based on the condition of the preceding logic.

The Unconditional End coil must be used to terminate be user program.
Stop
Symbol:
( PTOB )

## Operands:

(none)

## Description of operation:

The Stop coil temizmes execution of the user program by causing a transition wo the sep mode.

## Watchdog Reset

Symbol:
(MIR)

## Opersods:

(nome)

## Description of operation:

The Watchdog Reset (WDR) coil allows the watchdog timer to te rerigeped This edrencts the time the scan when without paring a watchdog enter.

## Jump

Symbol:
$-\left({ }^{n} M P\right)$
Operneds:
n: CPU 212:0-63
CPU 214: 0-255

## Description of operation:

The Jump to Label (MMP) coil performs a branch to the specified label ( $n$ ) within the program.
Label

## Symbol:



## Operands:

a: CPU 212: 0.63 CPU 214:0.255

## Description of operation:

The Label (LBL) instruction marts the location of the jump destination ( $n$ ). The CPU 212 allows of labels sad the CPU 214 allows 256.

## Call

Symbol:


## Operands:

n: CPU 312: 0-15
CPU 214:0.63

## Description of operation:

The Subroutine Call (CALL) coil trampers control so the subroutine ( n ).


## REFERENCES

## Reference:

Mustafa Yağımlı \& Feyzi Akar (1999). Programmable Logic Controllers.

## Reference:

Erdoğan Teközgen İstanbul, (1998). PLC ve Uygulamaları

## Reference:

HAKER Soğuk Döküm San. Tic. Lti. Şti. Tansel Sarıçam İZMíR

## Reference:

World Wide Web: www.siemens.com

## Reference:

EGESIM Siemens Ana Bayii. 1204 Sok. No:41/1-1 Bulanalp 2 İş Merkezi Yenişehir IZMIR.


[^0]:    - Siscer conummication is inheresuly hal/duplex. boch trasmit and roccive are the eme prionity. -If cran 12 (HSCO CV PV ) is atached io an
     amphed to imernple Likemize if either event 0 or 1 is atachod to an inernup, then event 12 cannox be attachod to an imempl

