## NEAR EAST UNIVERSITY

## Faculty of Engineering

Department of Electrical and Electronic Engineering

## ONE LINE TRAFFIC CONTROLLER

Graduation Project EE- 400
Student:
Latif Nizipli (970333)

Supervisor:
Kaan Uyar

## ACKNOWLEDGMENTS

I want to thanks to my supervisor Mr. Kaan Uyar for his helps. I also want to thanks to Prof Dr. Khalil Ismailov for his creative ideas.


#### Abstract

In this project you will see the logic world and where it can be used for the solving problems We divided this project into three main chapters. The first chapter is give the basic introduction about the project. In the second chapter we gave some introduction about the TTL gates. The last chapter consist of all details of the circuit it's parts and the jobs of each parts.


## CONTENTS

ACKNOWLEDGMENTS ..... 1
ABSTRACT ..... 2
LIST OF FIGURES ..... 5
LIST OF TABLES ..... 6

1. INTRODUCTION ..... 7
2. INTRODUCTION TO TTL GATES
3. 7400 Devices ..... 8
2.2 Propagation Delay Time and Power dissipation. ..... 8
2.3 Devices Numbers. ..... 8
5400 series ..... 9
2.5 High Speed TTL ..... 9
2.6 Low Power TTL ..... 10
2.7 Schottky TTL ..... 10
2.8 Low Power Schottky TTL ..... 10
2.9 TTL Cbaracteristics.1.. ..... 11
2.9.1 Worst-Case Input Voltage
$\qquad$
2.9.2 Worst-Case Output Voltage
2.9.3 Standard Loading ..... 12
4. WORKING PRINCIPLES OF THE CIRCUIT.
3.1 Two-way traffic on a one-lane road.c. ..... 14
Circuits ..... 16
3.2. 1 Control Unit.. ..... 16
3.2.2 Time-base Oscillator. ..... 17
3.2.3 Green Time Allocator Circuit ..... 17
3.2.4 Cars on the Road Counter. ..... 18
3.2.5 Traffic Counter. ..... 18
CONCLUSION ..... 19
REFERANCES ..... 20
APPENDIXS
APPENDIX-A USED INTEGRATED CIRCUIT
A. 1 74LSOO (2-in NAND gate) .....  22
A. 2 74LS02 (NOR gate) ..... 24
A. 3 74LS04 (NOT gate) ..... 26
A. 4 74LS08 (2-in AND gate) ..... 28
A. 5 74LS10 (3-in NAND gate) ..... 30
A. 6 74LS32 (2-in OR gate) ..... 32
A. 7 74LS85 (4 bit magnitude comparator) ..... 36
A. 8 74LS 138 (3-8 decoder Active LOW) ..... 38
A. 9 74LS193 (4-bit programmable binary ripple counter) ..... 40
APPENDIX-B .....  . 41

## LIST OF FIGURES

Figure 2.1: Figure of the road ..... 14
Figure 2.2: Timing Diagram of the Circuit. ..... 15
Figure 2.3: Block Diagram of the Circuit ..... 16
Figure 3.4: State Diagram of the Circuit. ..... 17
Figure B-1: Bridge at the SOSYAL KONUTLAR, Nicosia... ..... 41
Figure B-2: Bridge at the SOSYAL KONUTLAR, Nicosia ..... 41
Figure B-3: Bridge at the MARMARA, Nicosia ..... 42

## LIST OF TABLES

Table 2.1: Some of the TTL Gates and its Numbers 9
Table 2.2: TTL Power-Delay Values . .............................. .. 11
Table 2.3: TTL States . 12
Table 2.4: Fan-outs . . 13

## 1. INTRODUCTION

Everyone saw a one-line bridge in his/her life at least one time so that you will know that there is only one-way traffic currently flows at a time. You can see such a bridge in the appendix part. First picture is from SOSYAL KONUTLAR arca of the Lefkoşa. Also second picture is the same bridge but different view. The last picture is taken from the MARMARA area of the Lefkoşa. But driving on these bridge is very dangerous and so boring for the drivers. So traffic lights have to be used on such a bridges to control of traffic currency. Also this Lights must be apply different green time for different traffic. Also this lights must be operate for the cars that is passing through the bridge. I mean that if there is a car which is passing through the bridge the lights must be wait to change it's position. There is different ways to control of these parameters One of these ways is of course logic controller.

We used logic idea for this job. In this project everything is depends on the logical operation and logic idea. Before beginning we wants to give some information about TTL gates.

## 2. INTRODUCTION TO TTL GATES

In this chapter we want to give some information about the Transistor-Transistor Logic (TTL) family.

### 2.1 7400 Devices:

The 7400 series a line of TTL circuits introduced by Texas instruments in 1964 has become the most widely used of all bipolar IC's. This TTL contains a variety of SSI and MSI chips that allow you to build all kinds of digital circuits and systems.

### 2.2 Propagation Delay Time and Power Dissipation:

Two quantities needed for our later discussion are power dissipation and propagation delay time. A standard TTL gate has a power dissipation of about 10 mWJt may vary from this value because of signal levels, tolerances. Etc.; but on the average it is 10 mW per gate.

The propagation delay time is the amount of time it takes for the output of a gate to change after the inputs have changed. The propagation delay time of a TTL gate is in the vicinity of 10 ns .

### 2.3 Device Numbers:

If you look at the Table 1.1 you can see some of 7400 -series TTL gates. For instance, the 7400 is a chip with four 2 -input NAND gates in one package. Similarly the 7402 have four 2-input NOR gates the 7404 have six inverters and so on.

| Device number | Description |
| :---: | :--- |
| 7400 | Quadra 2-input NAND gates |
| 7402 | Quadra 2-input NOR gates |
| 7404 | Hex inverter |
| 7408 | Quadra 2-input AND gates |
| 7410 | Triple 3-input NAND gates |
| 7411 | Triple 3-input AND gates |
| 7420 | Dual 4-input NAND gates |
| 7421 | Dual 4-input AND gates |
| 7427 | Triple 3-input NOR gates |
| 7430 | 8-input NAND gate |
| 7486 | Quadra 2-input XOR gates |

Table 2.1: Some of the TTL gates and its Numbers

### 2.45400 Series :

Any devices in the 7400 series works over a temperature range of $0_{0}$ to $70 \mathrm{C}_{0}$ and over a supply range of 4.75 to 5.25 V This is adequate for commercial applications. The 5400 series, developed for the military applications has the same logic functions as the 7400 series, except that it works over a temperature range of -55 to $125 \mathrm{C}_{0}$ and over a supply range of 4.5 to 5.5 V .A1though 5400 -series devices can replace 7400 -series devices, they are rarely used commercially because of their much higher cost.

### 2.5 High Speed TTL:

By decreasing the resistances a manufacturer can lower the internal time constants ; this decreases the propagation delay time. The smaller resistances, however, increase the power dissipation. This variation is known as High Speed TTL. Devices of this type is numbered $74 \mathrm{HOO}, 74 \mathrm{H} 01,74 \mathrm{H} 02$ etc. A High Speed TTL gate has a power dissipation around 22 mW and a propagation delay time of approximately 5 ns .

### 2.6 Low Power TTL:

By increasing the internal resistances a manufacturer can reduce the power dissipation of TTL gates. Devices of this type are called Low Power TTL and are numbered 74LOO, 74L01, 74L02 etc. These devices are slower than the standard TTL because of the larger internal time constants. A Low Power TTL gate has a power dissipation of approximately 1 mW and a propagation delay time around 35 ns .

### 2.7 Schottky TTL:

With standard TTL, High Speed TTL and Low Power TTL the transistors go into saturation causing extra carriers to flood the base. If you try to switch this transistor from saturation to cutoff, you have to wait for the extra carriers to flow out of the base; the delay is known as the saturation delay time.

One way to reduce the saturation delay time is with Schottky TTL. The idea is to fabricate a Schottky diode along with each bipolar transistor of a TTL circuit, Because the Schottky diode has a forward voltage of only 0.4 V , it prevents the transistor from saturating fully. This virtually eliminates saturation delay time, which means better switching speed. This variation is called Schottky TTL; These devices are numbered as $74 \mathrm{SOO}, 74 \mathrm{~S} 01,74 \mathrm{~S} 02$ etc.

Schottky TTL devices are very fast, capable of operating reliably at 100 MHz The 74 s 00 has a power dissipation around 20 mW per gate and a propagation delay time of approximately 3 ns.

### 2.8 Low Power Schottky TTL:

By increasing the internal resistance as well as using Schottky diodes manufacturers have come up with the best compromise between low power and high speed Low Power Schottky TTL. Devices of this type are numbered 74LSOO, 74LS01
,74LS02 etc. A Low Power Schottky gate has a power dissipation of around 2 mW and propagation delay time is approximately 10 ns as shown in table 2.2 .

Standard TTL and low-power Schottky TTL are the main stays of the digital designer. In other words of the five TTL types listed in table 2.2, standard TTL and low power Schottky TTL have emerged as the favorites of the digital designers You will see them more than any other bipolar types.

| TYPE | Power | Delay Time |
| :--- | :---: | :---: |
| mW | ns |  |

Table 2.2 : TTL Power-Delay values

### 2.9.1 Worst-Case Input Voltage

Table 2.3 shows us the TTL inverter with an input voltage of Vi and an output voltage of Vo. When Vi is 0 V (Grounded) the output voltage is high. With TTL devices, we can raise Vi to 0.8 V and still have a output. The maximum low-level input voltage is designated $V_{1 L}$. Data sheets list this worst-case low input as

$$
\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}
$$

Take the other extreme. Suppose Vi is 5 V in table 2.3 this is a high input ; therefore the output of the inverter is low, Vi can decrease all the way down to 2 V , and the output will still be low .Data sheets list this worst-case high input as

$$
\mathrm{Vnn}=2 \mathrm{~V}
$$

In other words, any input voltage from 2 to 5 V is a high input for TTL devices.

### 2.9.2 Worst-Case Output Voltages

Ideally 0 V is the low output and 5 V is the high output. We cannot attain these ideal values because of internal voltage drops. Any voltage from 0 to 0.4 V is a low output. This means that the worst-case output values are

$$
\text { VoL }=0.4 \mathrm{~V} \quad \text { Yott }=2.4
$$

|  | Output | V | Input | V |
| :--- | :---: | :---: | :---: | :---: |
| Low | 0.4 | 0.8 |  |  |
| High | 2.4 | 2 |  |  |

Table 2.3 TTL states (Worst Case)

### 2.9.3 Standard Loading :

A TTL device can source current ( high output ) or it can sink current ( Low output ) .Data sheets of standard TTL devices indicate that any 7400 -series device can sink up to 16 ms designated as

$$
\mathrm{IoL}=16 \mathrm{~mA}
$$

And can source up to $400 \mu \mathrm{~A}$

$$
\text { İon }=-400 \mu \mathrm{~A}
$$

Minus sign means that the current is out of the device and a plus sign means that it's into the device.A single TTL load has a low-level input current of 1.6 mA and a high-level input current of $400 \mu \mathrm{~A}$ since the maximum output current is 10 times greater than input so that we can connect 10 TTL emitters to any TTL output In the next table ( Table 2.4) you can see the number ofloads for each type TTL.

TTL load
TTL

| DRIVER | 74 | 74 H | 74 L | 74 S | 74 LS |
| :--- | :---: | :---: | :---: | :---: | :---: |
| 74 | 10 | 8 | 40 | 8 | 20 |
| 74 H | 12 | 10 | 50 | 10 | 25 |
| 74 L | 2 | 1 | 20 | 1 | 10 |
| 74 S | 12 | 10 | 100 | 10 | 50 |
| 74 LS | 5 | 4 | 40 | 4 | 20 |

Table 2.4 Fan-outs

## 3. WORKING PRINCIPLE OF THE CIRCUIT

### 3.1 Two-way traffic on a one-lane road



Figure 3.1 One-lane road

A sensor will be positioned at each end of the road to detect cars entering and leaving the road. Time will be allocated to traffic flow in each direction according to traffic flow measurements obtained from the sensors during each 5-minute period.

To control the two-way traffic in this single lane requires special traffic signals at each end of the single lane road that allow traffic to move in one direction for a period of time and then stop it to allow traffic to flow in the other direction, alternating back and forth. For each direction change the traffic signal controller must halt traffic in one direction and wait until the lane is clear before allowing traffic to proceed in the opposite direction. To achieve optimum traffic flow the period of time allotted to traffic in each direction should be adjusted according to the traffic conditions, with the direction corresponding to heavier traffic allocated a longer period of time than the other. Traffic flow measurements can be made by using sensors embedded in the road at each end of the lane.

| G1 | Green light of direction | 1 |
| :--- | :--- | :--- |
| Y1 | Yellow light of direction | 1 |
| R1 | Red light of direction | 1 |
| G2 | Green light of direction | 2 |
| Y2 | Yellow light of direction | 2 |
| R2 | Red light of direction | 2 |
| S1 | Sensor light of direction | 1 |
| S2 | Sensor light of direction | 2 |

Each sensor generates a pulse whenever crossed by a car. A manual RESET button will also be provided to initialize the controller.


Figure 3.2 : Timing Diagram of the Circuit

T tot : is a total amount of green light time and will be aplitic between directions 1 and 2 according to the relative traffic flow in each directions. Now let us see the block diagram of the circuit.


Figure 3.3 Block diagram of the circuit

### 3.2. Circuits

### 3.2.1 Control Unit State Machine

The states designed as follow.

| State | Light I | Light2 |
| :--- | :--- | :--- |
| A | Green | Red |
| B | Yellow | Red |
| C | Red | Red |
| D | Red | Green |
| E | Red | Yellow |
| F | Red | Red |

According to this states the state diagram designed as in Figure 3.4.


Figure 3.4 : State Diagram of the Circuit

### 3.2.2 Time-base Oscillator

The time oscillator will generate a clock signal that will be used to compute the times at which lights will be switched. Assume 10 -second yellow light period will be the shortest event in this system. All other switching times will be computed as multiples of 10 sec .

The amount of green light time allocated to each direction will be recomputed every 5 minutes therefore the oscillator will increment a counter that will be used to generate a pulse every 5 minutes.

### 3.2.3 Green Time Allocation Circuit

This module will re-compute the green light durations Tl and T 2 at the end of each 5 minute period based on the output of the traffic counter.

D 1: Traffic count in direction 1
D2: Traffic count in direction 2

Tl will be increased if $\mathrm{Dl}-\mathrm{D} 2>0$ and decreased if $\mathrm{Dl}-\mathrm{D} 2<0$.
T2 will be computed as Ttot-T1.

Limit values will be used to ensure that neither T 1 or T 2 drop below a minimum period of 40 seconds to prevent stalling traffic flow in either direction.

### 3.2.4 Cars on Road Counter

To determine whether cars remain on the road prior to activating a green light a counter will be used to compute the difference between the number of cars entering the road Ne and the number cars leaving the road NI. The road is assumed to be all clear whenever

$$
\mathrm{Ne}-\mathrm{Nl}=0 .
$$

An up/down counter will be used that will be incremented by pulses from sensor S1 and decremented by pulses from sensor S 2 . a counter output signal will indicate the condition

$$
\mathrm{Ne}-\mathrm{Nl}=0 .
$$

### 3.2.5 Traffic Counter

To determine the relative amount of green light time allocated to each direction a counter will be used to compute the difference the numbers of cars traversing the read in each direction. The traffic counter will be incremented by cars moving in one direction and decremented by cars moving in the opposite direction. Pulses form S 1 will be used in both cases. The count will be sampled every 5 minutes signaled by a pulse from the time base oscillator after which the counter will be reset to zero to begin the next 5 minutes period. Electronic circuit of traffic counter is shown bellow. Now let us see the circuit.

## CONCLUSION

In this project we used fourth-seven integrated circuit. Cost of this project is about a hundred million TL. So that this is to much expensive way ; .Also as you see before this project is so complicated and difficult to setup as you see. To decrease the cost and complexity we can use a microprocessor controlled circuit. For this job a 8085 microprocessor and 8155 PIO card will be enough. By writing simple assembly program we can control all of these jobs.

For future application of this project, we can apply this circuit for the connection point of the four road by making some changes of the circuit. So this project can be expandable and useful for the signalization of the bridges or roads.

## REFERENCES

1. M. Yagımlı, F.Akar (1999). Dijital Elektronik. İstanbul Beta basım dağııım A. Ş
2. V. P. Nelson, H.T. Nagle, B.D. Carroll, J.D. Irwin ( 1995). Digital Logic Circuit Analysis \& Design. London, Prentice - Hall International.
3. J.F. Wakerly.(2000). Digital Design 3/e. London. Prentice - Hall
4. T.A.Demassa, Z.Ciccone. (1996). Digital Integrated Circuits. New York. John Wiley \& Sons, Inc.
5. W. K.leitz. (1987). Digital Electronics a Practical Approach. New Jersey. Prentice - Hall, Inc.
6. R.L Tokheim.(1994). Digital Electronics. New York. McGraw - Hill.
7. TTL Databook. (1998).

## S;N54/74IS00.

## AD 2-INPUT NAND GATE

## 800 \%


$10 \cdot 2^{\prime}$-w.IPUTN.Ift $\sim$ D $<$ G.l'ITil LOW POINeR 2Cff:Cfililill."'1

! NB !§flol *"..t.Sfk CASEIMM>I


> \$454Lsxx) burbme
> S4P4LExxN piont
> Sthrlsxxa goto

| mma | Parambex |
| :---: | :---: |
|  |  |
|  | Operating Amenen Tamputure Aarge |
|  |  |
|  | Cutut Cumpht-mav |


| ttn |  |
| :---: | :---: |
| 24 | 4.5 |
| T1 |  |
| 4 | -単 |
| 144 | 5 |
| 垅, 34 |  |
| Pef | mem |
| 74 |  |


| T) $\sim-$ | 'ili.~ $\quad \sim$ ri.'., il |  |
| :---: | :---: | :---: |
| $\sim 0$ | S!i |  |
| M- |  |  |
| $\begin{aligned} & \text { III, } \\ & \text { a } \end{aligned}$ | $\underline{10}$ | '1: |
|  | -Q,ii | "1"1 |
|  | 4(1) | 'י1 |
|  | \$.1) |  |

-DtARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

|  | Parameter |  | Limits |  |  | Unit | Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |  |
| 0000 | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Voltage for All Inputs |  |
| ' ${ }^{-}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage for All Inputs |  |
|  |  | 74 |  |  | 0.8 |  |  |  |
| 000 | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | Vee= MIN, $11 \mathrm{~N}=-18 \mathrm{~mA}$ |  |
| IQ,: | Output HIGH Voltage | 54 | 2.5 | 3.5 |  | V | Vee $=\mathrm{MIN}, \mathrm{loH}=\mathrm{MAX}, \mathrm{ViN}=\mathrm{V} \mathrm{H} \mathrm{H}$ or VIL per Truth Table |  |
|  |  | 74 | 2.7 | 3.5 |  | V |  |  |
| ir.I | Output LOW Voltage | 54, 74 |  | 0.25 | 0.4 | V | $\mathrm{loL}=4.0 \mathrm{~mA}$ | $\begin{aligned} & \text { Vee }=\text { Vee MIN, } \\ & \text { VIN }=\text { VIL or VIH } \\ & \text { per Truth Table } \\ & \hline \end{aligned}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | ' $01,=8.0 \mathrm{~mA}$ |  |
| 000 | Input HIGH Current |  |  |  | 20 | $\mu \mathrm{A}$ | Vee $=$ MAX, $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |
|  |  |  |  |  | 0.1 | mA | $\mathrm{Vee}=\mathrm{MAX}, \mathrm{V}$ IN $=7.0 \mathrm{~V}$ |  |
| "' | Input LOW Current |  |  |  | -0.4 | mA | Vee $=\mathrm{MAX}, \mathrm{V}$ IN $=0.4 \mathrm{~V}$ |  |
| O: | Short Circuit Current (Note 1) |  | -20 |  | -100 | mA | Vee =MAX |  |
| $1 ;::$ | Power Supply Current Total, Output HIGH Total, Output LOW |  |  |  | 1.6 | mA | Vcc=MAX |  |
|  |  |  |  |  | 4.4 |  |  |  |  |

HARACTERISTICS (TA $=25^{\circ} \mathrm{C}$ )

|  | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Spubol |  | Min | Typ | Max |  |  |
| I ${ }_{-}$-: | Turn-Off Delay, Input to Output |  | 9.0 | 15 | ns | Vee $=5.0 \mathrm{~V}$ |
| a.t. | Turn-On Delay, Input to Output |  | 10 | 15 | ns | CL=15pF |



MOL - jU9JJnO jndıno
$4 \hat{1}!\mathrm{H}-$ lualmo inctıno
aôue::1 amieadwal. uualqwv ôunerado
aôentoll. AJddns
deңpuresed
[oq
S3~NVI:f~NIIVI:f3dO 0331N\fl:


80-C:£9 3S'ıf0
OlvWI::I30
xusns r


A\}l!!OH~S I:f3MOdMOI
31V~ 1::ION 1OdN1-1 OVne


IC CHARACTERISTICSOVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
'L.

## ~ <br> $\sim$ $\sim$ $\sim$ $\sim$

lice,

Parameter
Input HIGH Voltage

Input LOW Voltage
Input Clamp Diode Voltage
Output HIGH Voltage

Output LOW Voltage

Input HIGH Current
Input LOW Current
Short Circuit Current (Note 1)
Power Supply Current Total, Output HIGH
Total, Output LOW


- . ' ${ }_{1} C_{1}$ more than one output should be shorted at a time, nor for more than 1 second.


## S CHARACTERISTICS $\left(\right.$ TA $\left.=25^{\circ} \mathrm{C}\right)$

|  |  |  | Limits |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| -.II-OI | Parameter | Min | Typ | Max | Unit | Test Conditions |
| II__','; | Turn-Off Delay, Input to Output |  | 10 | 15 | ns | Vee $=5.0 \mathrm{v}$ |
| $\sim$ | Turn-On Delay, Input to Output |  | 10 | 15 | ns | $\mathrm{CL}=15 \mathrm{pF}$ |

## SN54/74LS04

## -EX INVERTER



|  | Parameter |  | Limits |  |  | Unit | Fest Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IIIJıubol |  |  | Min | Typ | Max |  |  |
| - | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Voltage for All_Inputs |
|  | Input LOW Voltage | $\begin{array}{r} 54 \\ -74 \\ \hline \end{array}$ |  |  | $\begin{aligned} & 0.7 \\ & 0.8 \end{aligned}$ | V | Guaranteed Input LOW Voltage for All Inputs |
|  | Input Clamp Diode Voltage |  |  | -0.65 | -15 | $V$ | $\mathrm{Vee}=\mathrm{MIN}, \mathrm{loH}=\mathrm{MAX}, \mathrm{VIN}^{2}=\mathrm{VIH}$ or VIL per Truth Table |
| ; | Output HIGH Voltage | 54 | 2.5 | 3.5 |  | V |  |
|  |  | 74 | 2.7 | 3.5 |  | $V$ |  |
|  | Output LOW Voltage | $\begin{gathered} 54,74 \\ 74 \end{gathered}$ |  | $\begin{array}{r} 0.25 \\ 0.35 \\ \hline \end{array}$ | $\begin{array}{r} 0.4 \\ 0.5 \\ \hline \end{array}$ | $\begin{aligned} & V \\ & V \end{aligned}$ | IOI. $=4.0 \mathrm{rnA}$ Vee $=$ Vee MIN, <br>  VIN $=\mathrm{VIL}$ or VIH <br> loL=8.0mA  |
|  | Input HIGH Current |  |  |  | 20 | HA | Vee=-MAX, VNJ=-2.7 V |
|  |  |  |  |  | 01 | m | Vee = MAAX, VNJ=7.0V |
|  | Input LOW Current |  |  |  | -0.4 | mA |  |
| 1 | Short Circuit Current (Note 1) |  | -20 |  | -100 | rnA | $\forall$ Ve=AAX |
| \| $=0$ | Power Supply Current Total, Output HIGH Total, Output LOW |  |  |  | 2.4 | mA | $\mathrm{Vcc}=\mathrm{MAX}$ |

'Ct more than one output should be shorted at a time, nor for more than 1 second.
OiARACTERISTICS (TA= $25^{\circ} \mathrm{C}$ )


CTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

-.ore than one output should be shorted at a time, nor for more than 1 second.

- ARACTERISTICS $\left(T_{A}=25^{\circ} \mathrm{C}\right)$

|  | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| -111 |  | Min | Typ | Max |  |  |
| 000 | Turn-Off Delay, Input to Output |  | 8.0 | 15 | ns | $\mathrm{Vee}=5.0 \mathrm{~V}$ |
| 00 | Turn-On Delay, Input to Output |  | 10 | 20 | ns | CL=15pF |

## PLE 3-INPUT NANO GATE

SN54/74LS10

TRIPLE 3-INPUT NANO GATE
LOW POWER SCHOTTKY
$\} \| f\left(\|m f\| \quad \begin{array}{c}\text { J SUFFIX } \\ \text { CERAMIC } \\ \text { CASE 632-08 }\end{array}\right.$
NSUFFIX
PLASTIC
CASE 646-06

$14 \#$| DSUFFIX |
| :---: |
| soIc |
| CASE 751A-02 |

ORDERING INFORMATION

| SN54LSXXJ | Ceramic |
| :--- | :--- |
| SN74LSXXN | Plastic |
| SN74LSXXD | SOIC |

## IRANTEED OPERATING RANGES

Supply Voltage

Operating Ambient Temperature Range

Output Current - High
Output Current - Low

|  |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 54 | 4.5 | 5.0 | 5.5 |  | V |
| 74 | 4.75 | 5.0 | 5.25 |  |  |
| 54 | -55 | 25 | 125 | \| | OC |
| 74 | 0 | 25 | 70 |  |  |
| 54,74 |  |  | -0.4 | mA |  |
| 54 |  |  | 4.0 | mA |  |
| 74 |  |  | 8.0 |  |  |

' CTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| 00000 | Parameter |  | Limits |  |  | Unit | Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |  |
| 14 | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Voltage for All Inputs |  |
|  | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage for All Inputs |  |
| k |  | 74 |  |  | 0.8 |  |  |  |
| 1 | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | Vee= MIN, $11 \mathrm{~N}=-18 \mathrm{~mA}$ |  |
|  | Output HIGH Voltage | 54 | 2.5 | 3.5 |  | V | Vee $=\mathrm{MIN}, \mathrm{loH}=\mathrm{MAX}, \mathrm{VIN}=\mathrm{VIH}$ or VIL per Truth Table |  |
| lıIt |  | 74 | 2.7 | 3.5 |  | V |  |  |
| a. | Output LOW Voltage | 54, 74 |  | 0.25 | 0.4 | v | $1 \mathrm{LL}=4.0 \mathrm{~mA}$ | $\begin{aligned} & \text { Vee = Vee MIN, } \\ & \text { VIN = VIL or VIH } \\ & \text { per Truth Table } \end{aligned}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $101 .=8.0 \mathrm{~mA}$ |  |
|  | Input HIGH Current |  |  |  | 20 | $\mu \mathrm{A}$ | Vee $=\mathrm{MAX}, \mathrm{VIN}=2.7 \mathrm{~V}$ |  |
| It |  |  |  |  | 0.1 | mA | Vee $=\mathrm{MAX}, \mathrm{VIN}=7.0 \mathrm{~V}$ |  |
| \| | Input LOW Current |  |  |  | -0.4 | mA | $\mathrm{Vee}=\mathrm{MAX}, \mathrm{VIN}=0.4 \mathrm{~V}$ |  |
| Ш1 | Short Circuit Current (Note 1) |  | -20 |  | -100 | mA | Vee= MAX |  |
| E | Power Supply Current Total, Output HIGH Total, Output LOW |  |  |  | 1.2 | mA | Vcc=MAX |  |

-.ore than one output should be shorted at a time, nor for more than 1 second
~vıI::nıi:Jıv..;;,\ıA-c..vvı

|  | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $11 \times 19$ |  | Min | Typ | Max |  |  |
| lit£ | Turn-Off Delay, Input to Output |  | 9.0 | 15 | ns | $\mathrm{Vee}=5.0 \mathrm{~V}$ |
|  | Turn-On Delay, Input to Output |  | 10 | 15 | ns | CL 15 p |

## SDLS100

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic D1Ps
- Dependable Texas Instruments Quality and Reliability


## description

These devices contain four independent 2-input OR gates.

The SN5432, SN54LS32 and SN54S32 are characterized for operation over the full military range of $-55^{\circ} \mathrm{C}$ to 125 cc . The SN7432, SN74LS32 and SN74S32 are characterized for operation from 0 cc to 70 cc .

FUNCTION TABLE (each gatel

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| A | B |  |
| H | X | ti |
| X | H | H |
| L | L | L |

logic symbol t


This symbol is in accordance w•th ANSI:IEEE Std 91.1984 and IEC Publication 617-12.
"in numbers shown are for D. J. N. or W packages.

QUADRUPLE 2-INPUT POSITIVE-OR GATES
DECEMBER1983 -REVISED MARCH 1988
SN5432, SN54LS32, SN54S32 ... J OR W PACKAGE
SN7432 ... N PACKAGE
SN74LS32, SN74S32 ... D OR N PACKAGE (TOP VIEWI

yb3
SN64LS32, SN54S32 ... FK PACKAGE ITOP VIEW)


NC - No internal connection
logic diagram

positive logic

$$
Y=A+B \text { or } Y=A \cdot l i
$$

SN5432, SN54LS32. SN54S32.
SN7432, SN74LS32, SN74S32
QUADRUPLE 2-INPUT PDSITiVE-OR GATES
schematics (each gate)


Resistor values shown afe nominal.
1,\$0/ute maximum ratings over operating free-air temperature range (unless otherwise noted\}


MOTE 1: Voltage valuss ara with respect to network ground tarminal.
recommended operating conditions

iear characteristics over recommenr.fed operating free-air temperature range (unless otherwise noted)

| JIIARAMETER | TEST CONDITIONS t |  |  | SN54S32 |  | SN74S32 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN ryp; | MAX | M4n | +1 |  |  |
| VıK | VCC= MIN, | $11=-18 \mathrm{~m}$ |  |  | 12 |  |  |  |  |
| VoH | Vee= MIN. | V IH=2V. | $1 \mathrm{QH}=-\quad 1 \mathrm{~mA}$ | $2.5 \quad 3.4$ |  | 27 | 34 |  | V |
| VoL | Vcc=MIN, | V1L•0.8V, | $\mathrm{IOL}=20 \mathrm{~mA}$ |  | 0.5 |  |  | 05 | $V$ |
| II | Vee •MAX, | V • 5.5 V |  |  | 1 |  |  | 1 | mA |
| 11H | Vee •MAX, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 50 |  |  | 50 |  |
| IU, | Vee =MAX, | VI-o.s v |  |  | -2 |  |  | -2 | mA |
| Ios§ | Vee• MAX |  |  | -40 | 00 | -40 |  | 00 | mA |
| eCH | VCC> MAX, | See Nete 2 |  | 18 | 32 |  | 18 | 32 | mA |
| CCI, | Vee = MAX. | VImOV |  | 38 | 68 |  | 38 | es | mA |

For condition $\bullet \cdot$ lown $N$ MIN or MAX, uu the appropriato valua op..,lfled under racommended nceratlng conditionı.
t All typical vah. $1^{\bullet}$ nre et Vee - S V, TA - $25^{\circ} \mathrm{C}$.
ot more the" o"e output should be shorted $\bullet$ • time ar, d the duratio, 1 of th• thort-elrcult ohould not $\bullet 1<$ ceedone 1 econd.
CTe 2: Ona inıur Bt4.1)v $\bullet$ II Others It GND.
. hing characteristics, $\mathrm{Vee}=5 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$ (sea note 3)

| PARAMETER | FROM IINPUTI | TO IOUTPUTI | TEST CONCITIONS |  | MIN | TVP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| '1>LH | A or B | y | $\mathrm{RL}=2 \mathrm{BOn}$, | CL•15pF |  |  | 7 |  |
| tPHL |  |  |  |  |  | 4 | 7 |  |
| 1PLH | Aor 8 | y | RL ~ 280!2, | CL $\cdot 50 \mathrm{pF}$ |  | 5 |  | ns |
| tPHL |  |  |  |  |  | 6 |  | ns |

iTE 3: Load circuits and voltage waveforms are shown in Section 1.

## IT MAGNITUDE <br> MPARATOR

SN54/74LS85 is a 4-Bit Magnitude Camparator which compares two Illlihıorrts (A, B), each word having four Parallel Inputs (Ao-A3, Bo-B3); A3, the most significant inputs. Operation is not restricted to binary the device will work with any monotonic code. Three Outputs are : "A greater than $B$ " (OA>B), "A less than $B$ " ( $O A<s$ ), "A equal to B"
$-s)$. Three Expander Inputs, $I A>B, I A<B, I A=B$, allow cascading without gates. For proper compare operation, the Expander Inputs to the I...r.significant position must be connected as follows: $\mid A<S=I A>B=L, I A=B$ ---serial (ripple) expansion, the $O A>B, O A<B$ and $O A=B$ Outputs are ed respectively to the $I A>B, I A<B$, and $I A=B$ Inputs of the next most tcaritcomparator, as shown in Figure 1. Refer to Applications section of saeetfor high speed method of comparing large words.
Truth Table on the following page describes the operation of the 74LS85 under all possible logic conditions. The upper 11 lines describe al operation under all conditions that will occur in a single device or series expansion scheme. The lower five lines describe the operation abnormal conditions on the cascading inputs. These conditions occur e parallel expansion technique is used.

## Expandable

ary or BCD Comparison
$>8, \mathrm{OA}<\mathrm{B}$, and $\mathrm{OA}=\mathrm{B}$ Outputs Available

CONNECTION DIAGRAM DIP (TOP VIEW)


NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

4-BIT MAGNITUDE COMPARATOR LOW POWER SCHOTTKY


J SUFFIX
CERAMIC
CASE $620-09$


N SUFFIX
PLASTIC
CASE 648-08


O SUFFIX
SOIC
CASE 751B-03

## ORDERING INFORMATION

| SN54LSXXJ | Ceramic |
| :--- | :--- |
| SN74LSXXN | Plastic |
| SN74LSXXD | SOIC |

LOGIC SYMBOL
10121315911141

| Ao A1 A2 A3 Bo 81 B2 Bs |  |
| :---: | :---: |
| $1 A>B$ | ÜA>B~5 |
| $1 A<B$ | ÜA<B 7 |
| $\mathrm{I}=\mathrm{B}$ | ÜA=B 6 |
| Vcc=PIN 16 |  |
| GND=PIN8 |  |

GND=PIN8
$=\varnothing-A 3, B o-B 3$
$A=B$
$A<B, I A>B$
$O_{A>B}$
$O_{A<B}$
$O_{A=B}$

Parallel Inputs
$A=B$ Expander Inputs
$A<B, A>B$, Expander Inputs
A Greater Than B Output (Note b) B Greater Than A Output (Note b) A Equal to B Output (Note b)

| LOADING (Note a) |  |
| :---: | :---: |
| HIGH | LOW |
| 1.5 U.L. | 0.75 U.L. |
| 1.5 U.L. | 0.75 U.L. |
| 0.5 U.L. | 0.25 U.L. |

10 U.L. 5 (2.5) U.L.
10 U.L. 5 (2.5) U.L.
10 U.L. 5 (2.5) U.L.
"Tl, Unit Load (U.L.) $=40 \mu \mathrm{~A}$ HIGH/1.6 mA LOW.
--e Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)
-~rature Ranges.


TRUTH TABLE

| COMPARING INPUTS |  |  |  | CASCADING INPUTS |  |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A3,83 | A2,B2 | A1, B1 | Ao,Bo | $1 A>B$ | $1 A<B$ | $1 \mathrm{~A}=\mathrm{B}$ | $0 A>B$ | $0 \mathrm{~A}<\mathrm{B}$ | $\mathrm{O} A=B$ |
| A3>B3 | X | X | X | $X$ | $X$ | $X$ | H | L | L |
| A3<B3 | X | X | X | X | X | X | L | H | L |
| A3 $=$ B3 | A2>B2 | X | X | X | X | X | H | L | L |
| A3=83 | A2<B2 | $X$ | X | X | X | X | L | H | L |
| A3 $=$ B3 | $\mathrm{A} 2=\mathrm{B} 2$ | A1>B1 | X | X | X | X | H | L | L |
| A3 $=$ B3 | $\mathrm{A} 2=\mathrm{B} 2$ | A1<B1 | $X$ | X | X | X | L | H | L |
| A3=B3 | $\mathrm{A} 2=\mathrm{B} 2$ | $\mathrm{A} 1=\mathrm{B} 1$ | Ao>Bo | X | X | X | H | L | L |
| $\sim=83$ | A2=B2 | $\mathrm{A} 1=\mathrm{B} 1$ | Ao<Bo | X | X | X | L | H | L |
| A3 $=$ B3 | A2=B2 | $\mathrm{A} 1=\mathrm{B} 1$ | $\mathrm{Ao}=\mathrm{Bo}$ | H | L | L | H | L | L |
| A3=B3 | A2=B2 | $\mathrm{A} 1=\mathrm{B} 1$ | $\mathrm{Ao}=\mathrm{Bo}$ | L | H | L | L | H | L |
| $\sim=83$ | $\mathrm{A} 2=\mathrm{B} 2$ | $\mathrm{A} 1=\mathrm{B} 1$ | $\mathrm{Ao}=\mathrm{Bo}$ | X | X | H | L | L | H |
| A3 $=$ B3 | $\mathrm{A} 2=\mathrm{B} 2$ | $\mathrm{A} 1=\mathrm{B} 1$ | $\mathrm{Ao}=\mathrm{Bo}$ | H | H | L | L | L | L |
| A3=B:: 1 | $\mathrm{A} 2=\mathrm{B} 2$ | $\mathrm{A} 1=\mathrm{B} 1$ | $\mathrm{An}=\mathrm{Bo}$ | L | L | L | H | H | L |

$H=$ HIGH Level
$L=$ LOW Level
X = IMMATERIAL
manteed operating ranges

| nhol | Supply Voltage Parameter |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $=$ |  |  |  | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ | $\begin{gathered} 5.5 \\ 5.25 \end{gathered}$ | V |
|  | Operating Ambient Temperature Range | 54 | -55 | 25 | 125 | OC |
|  |  | 74 | 0 | 25 | 70 |  |
|  | Output Current - High | 54, 74 |  |  | -0.4 | mA |
|  | Output Current - Low | 54 |  |  | 4.0 | mA |
|  |  | 74 |  |  | 8.0 |  |

## F-8 DECODER/ ULTIPLEXER

a high speed 1-of-8 Decoder I III-IIoexer. This device is ideally suited for high speed bipolar memory address decoding. The multiple input enables allow parallel exa 1-of-24 decoder using just three LS138 devices or to a 1-of-32 .Ising four LS 138s and one inverter. The LS 138 is fabricated with the carrier diode process for high speed and is completely compatible torola TIL families.

- pıexing Capability

Input Enable for Easy Expansion
Power Dissipation of 32 mW
e Low Mutually Exclusive Outputs
Clamp Diodes Limit High Speed Termination Effects
CONNECTION DIAGRAM DIP (TOP VIEW)

| 02 | 03 | 04 | 05 | 05 |
| :---: | :---: | :---: | :---: | :---: |
| 131 | 1121 | Gil |  |  |

NOTE:
The Flatpak version
has the same pinouts
(Connection Diagram) as
the Dual In-Line Package.

## 

## MAMES

## Address Inputs

Enable (Active LOW) Inputs Enable (Active HIGH) Input Active LOW Outputs (Note b)

| LOADING (Note a) |  |
| :---: | ---: |
| HIGH | LOW |
| 0.5 U.L. | 0.25 U.L. |
| 0.5 U.L. | 0.25 U.L. |
| 0.5 U.L. | 0.25 U.L. |
| 10 U.L. | 5 (2.5) U.L. |

-- Jnit Load (U.L.) $=40 \mu \mathrm{~A}$ HIGH/1.6 mA LOW.
:Julput LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) -ature Ranges.

## DIAGRAM



## ~L DESCRIPTION

38 is a high speed 1-of-8 Decoder/Demultiplexer fth the low power Schottky barrier diode process. eraccepts three binary weighted inputs \{Ao, A1, A2) enabled ınovides eight mutually exclusive active \{Oo-07\}_,Ttıe LS138 features three Enable indive LOW (E1, E2)_andone active HIGH (E3). All be HIGH unless E1 and E2 are LOW and E3 is s multiple enable function allows easy parallel ex-
pansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four LS138s and one inverter. (See Figure a.)

The LS138 can be used as an 8-output demultiplexer by using one of the active LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active HIGH or active LOW state.

TRUTH TABLE

| TRUTH TABLE |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  |  |  | OUTPUTS |  |  |  |  |  |  |  |
| E2 | E3 | Ao | A1 | A2 | Oo | 01 | 02 | 03 | 04 | 05 | 05 | 0-, |
| X | X | X | X | X | H | H | H | H | H | H | H | H |
| H | X | X | X | X | H | H | H | H | H | H | H | H |
| X | L | X | X | X | H | H | H | H | H | H | H | H |
| L | H | L | L | L | L | H | H | H | H | H | H | H |
| L | H | H | L | L | H | L | H | H | H | H | H | H |
| L | H | L | H | L | H | H | L | H | H | H | H | H |
| L | H | H | H | L | H | H | H | L | H | H | H | H |
| L | H | L | L | H | H | H | H | H | L | H | H | H |
| L | H | H | L | H | H | H | H | H | H | L | H | H |
| L | H | L | H | H | H | H | H | H | H | H | L | H |
| L | H | H | H | H | H | H | H | H | H | H | H | L |

[^0]ge Level


Figure a

## A.9-74LS193 (4-Bit.Preprogrammable Binmary Ripple Counter)



## ENDIX-B One-line road photos



Figure B-1 Bridge at the SOSYAL KONUTLAR, Nicosia


Figure B-2 Bridge at the SOSYAL KONUTLAR, Nicosia


Figure B-3 Bridge at the MARMARA, Nicosia


[^0]:    age Level

