

NEAR EAST UNIVERSITY



Faculty of Engineering

**Department of Electrical and Electronic
Engineering**

ONE LINE TRAFFIC CONTROLLER

**Graduation Project
EE- 400**

Student: Latif Nizipli (970333)

Supervisor: Kaan Uyar

Nicosia - 2000

ACKNOWLEDGMENTS

I want to thanks to my supervisor Mr. Kaan Uyar for his helps. I also want to thanks to Prof Dr. Khalil Ismailov for his creative ideas.

ABSTRACT

In this project you will see the logic world and where it can be used for the solving problems. We divided this project into three main chapters. The first chapter is give the basic introduction about the project. In the second chapter we gave some introduction about the TTL gates. The last chapter consist of all details of the circuit it's parts and the jobs of each parts.

CONTENTS

ACKNOWLEDGMENTS.....	1
ABSTRACT	2
LIST OF FIGURES.....	5
LIST OF TABLES	6
1. INTRODUCTION	7
2. INTRODUCTION TO TTL GATES	
2.1 7400 Devices.....	8
2.2 Propagation Delay Time and Power dissipation.	8
2.3 Devices Numbers.	8
5400 series	9
2.5 High Speed TTL.....	9
2.6 Low Power TTL	10
2.7 Schottky TTL	10
2.8 Low Power Schottky TTL.....	10
2.9 TTL Characteristics.1...	11
2.9.1 Worst-Case Input Voltage.....	
2.9.2 Worst-Case Output Voltage	
2.9.3 Standard Loading.....	12
3. WORKING PRINCIPLES OF THE CIRCUIT.	
3.1 Two-way traffic on a one-lane road.c....	14
Circuits.	16
3.2.1 Control Unit..	16
3.2.2 Time-base Oscillator.	17
3.2.3 Green Time Allocator Circuit...	17
3.2.4 Cars on the Road Counter.	18
3.2.5 Traffic Counter.	18
CONCLUSION	19
REFERANCES	20
APPENDIXS	
APPENDIX-A USED INTEGRATED CIRCUIT	
A.1 74LSOO (2-in NAND gate).....	22

A.2 74LS02 (NOR gate)	24
A.3 74LS04 (NOT gate)	.26
A.4 74LS08 (2-in AND gate)	28
A.5 74LS10 (3-in NAND gate)	30
A.6 74LS32 (2-in OR gate)	..32
A.7 74LS85 (4 bit magnitude comparator)	36
A.8 74LS 138 (3-8 decoder Active LOW)	38
A.9 74LS193 (4-bit programmable binary ripple counter)	.40
APPENDIX-B.....	..41

LIST OF FIGURES

Figure 2.1: Figure of the road....	... 14
Figure 2.2: Timing Diagram of the Circuit.....	15
Figure 2.3: Block Diagram of the Circuit	16
Figure 3.4: State Diagram of the Circuit.....	17
Figure B-1: Bridge at the SOSYAL KONUTLAR, Nicosia...	.41
Figure B-2: Bridge at the SOSYAL KONUTLAR, Nicosia.....	.41
Figure B-3: Bridge at the MARMARA, Nicosia42

LIST OF TABLES

Table 2.1: Some of the TTL Gates and its Numbers	9
Table 2.2: TTL Power-Delay Values	11
Table 2.3: TTL States	12
Table 2.4: Fan-outs	13

1. INTRODUCTION

Everyone saw a one-line bridge in his/her life at least one time so that you will know that there is only one-way traffic currently flows at a time. You can see such a bridge in the appendix part. First picture is from SOSYAL KONUTLAR arca of the Lefkoşa. Also second picture is the same bridge but different view. The last picture is taken from the MARMARA area of the Lefkoşa. But driving on these bridge is very dangerous and so boring for the drivers. So traffic lights have to be used on such a bridges to control of traffic currency. Also this Lights must be apply different green time for different traffic. Also this lights must be operate for the cars that is passing through the bridge. I mean that if there is a car which is passing through the bridge the lights must be wait to change it's position. There is different ways to control of these parameters One of these ways is of course logic controller.

We used logic idea for this job. In this project everything is depends on the logical operation and logic idea. Before beginning we wants to give some information about **TTL** gates.

2. INTRODUCTION TO TTL GATES

In this chapter we want to give some information about the Transistor-Transistor Logic (TTL) family.

2.1 7400 Devices:

The 7400 series a line of TTL circuits introduced by Texas instruments in 1964 has become the most widely used of all bipolar IC's. This TTL contains a variety of SSI and MSI chips that allow you to build all kinds of digital circuits and systems.

2.2 Propagation Delay Time and Power Dissipation:

Two quantities needed for our later discussion are power dissipation and propagation delay time. A standard TTL gate has a power dissipation of about 10mW/Jt may vary from this value because of signal levels, tolerances. Etc.; but on the average it is 10 mW per gate.

The propagation delay time is the amount of time it takes for the output of a gate to change after the inputs have changed. The propagation delay time of a TTL gate is in the vicinity of 10 ns.

2.3 Device Numbers:

If you look at the Table 1.1 you can see some of 7400-series TTL gates. For instance, the 7400 is a chip with four 2-input NAND gates in one package. Similarly the 7402 have four 2-input NOR gates the 7404 have six inverters and so on.

Device number	Description
7400	Quadra 2-input NAND gates
7402	Quadra 2-input NOR gates
7404	Hex inverter
7408	Quadra 2-input AND gates
7410	Triple 3-input NAND gates
7411	Triple 3-input AND gates
7420	Dual 4-input NAND gates
7421	Dual 4-input AND gates
7427	Triple 3-input NOR gates
7430	8-input NAND gate
7486	Quadra 2-input XOR gates

Table 2.1 : Some of the TTL gates and its Numbers

2.4 5400 Series :

Any devices in the 7400 series works over a temperature range of 0 $^{\circ}$ to 70C $^{\circ}$ and over a supply range of 4.75 to 5.25 V. This is adequate for commercial applications. The 5400 series, developed for the military applications has the same logic functions as the 7400 series, except that it works over a temperature range of -55 to 125C $^{\circ}$ and over a supply range of 4.5 to 5.5V. Although 5400-series devices can replace 7400-series devices, they are rarely used commercially because of their much higher cost.

2.5 High Speed TTL:

By decreasing the resistances a manufacturer can lower the internal time constants ; this decreases the propagation delay time. The smaller resistances, however, increase the power dissipation. This variation is known as High Speed TTL. Devices of this type is numbered 74H00, 74H01, 74H02 etc. A High Speed TTL gate has a power dissipation around 22mW and a propagation delay time of approximately 5 ns.

2.6 Low Power TTL :

By increasing the internal resistances a manufacturer can reduce the power dissipation of TTL gates. Devices of this type are called Low Power TTL and are numbered 74L00, 74L01, 74L02 etc. These devices are slower than the standard TTL because of the larger internal time constants. A Low Power TTL gate has a power dissipation of approximately 1 mW and a propagation delay time around 35 ns.

2.7 Schottky TTL:

With standard TTL, High Speed TTL and Low Power TTL the transistors go into saturation causing extra carriers to flood the base. If you try to switch this transistor from saturation to cutoff, you have to wait for the extra carriers to flow out of the base; the delay is known as the saturation delay time.

One way to reduce the saturation delay time is with Schottky TTL. The idea is to fabricate a Schottky diode along with each bipolar transistor of a TTL circuit. Because the Schottky diode has a forward voltage of only 0.4 V, it prevents the transistor from saturating fully. This virtually eliminates saturation delay time , which means better switching speed. This variation is called Schottky TTL ; These devices are numbered as 74S00, 74S01 , 74S02 etc.

Schottky TTL devices are very fast , capable of operating reliably at 100 MHz . The 74S00 has a power dissipation around 20mW per gate and a propagation delay time of approximately 3 ns.

2.8 Low Power Schottky TTL :

By increasing the internal resistance as well as using Schottky diodes manufacturers have come up with the best compromise between low power and high speed : Low Power Schottky TTL. Devices of this type are numbered 74LS00, 74LS01

,74LS02 etc. A Low Power Schottky gate has a power dissipation of around 2 mW and propagation delay time is approximately 10 ns as shown in table 2.2.

Standard TTL and low-power Schottky TTL are the main stays of the digital designer. In other words of the five TTL types listed in table 2.2 , standard TTL and low power Schottky TTL have emerged as the favorites of the digital designers You will see them more than any other bipolar types.

TYPE	Power mW	Delay Time ns
Low-Power	1	35
Low-Power Schottky	2	10
Standard	10	10
High-Speed	22	6
Schottky	20	

Table 2.2 : TTL Power-Delay values

2.9.1 Worst-Case Input Voltage

Table 2.3 shows us the TTL inverter with an input voltage of V_i and an output voltage of V_o . When V_i is 0 V (Grounded) the output voltage is high. With TTL devices, we can raise V_i to 0.8 V and still have a output. The maximum low-level input voltage is designated V_{IL} . Data sheets list this worst-case low input as

$$V_{IL} = 0.8 \text{ V}$$

Take the other extreme. Suppose V_i is 5 V in table 2.3 this is a high input ; therefore the output of the inverter is low , V_i can decrease all the way down to 2 V , and the output will still be low .Data sheets list this worst-case high input as

$$V_{ni} = 2 \text{ V}$$

In other words , any input voltage from 2 to 5 V is a high input for TTL devices.

2.9.2 Worst-Case Output Voltages

Ideally 0 V is the low output and 5 V is the high output . We cannot attain these ideal values because of internal voltage drops. Any voltage from 0 to 0.4 V is a low output. This means that the worst-case output values are

$$V_{OL} = 0.4 \text{ V} \quad V_{OH} = 2.4$$

	Output V	Input V
Low	0.4	0.8
High	2.4	2

Table 2.3 TTL states (Worst Case)

2.9.3 Standard Loading :

A TTL device can source current (high output) or it can sink current (Low output) .Data sheets of standard TTL devices indicate that any 7400-series device can sink up to 16 ms designated as

$$I_{OL} = 16 \text{ mA}$$

And can source up to 400 μA

$$I_{\text{on}} = -400 \mu\text{A}$$

Minus sign means that the current is out of the device and a plus sign means that it's into the device. A single TTL load has a low-level input current of 1.6 mA and a high-level input current of 400 μA since the maximum output current is 10 times greater than input so that we can connect 10 TTL emitters to any TTL output. In the next table (Table 2.4) you can see the number of loads for each type of TTL.

TTL	TTL load					
	DRIVER	74	74H	74L	74S	74LS
74		10	8	40	8	20
74H		12	10	50	10	25
74L		2	1	20	1	10
74S		12	10	100	10	50
74LS		5	4	40	4	20

Table 2.4 Fan-outs

3. WORKING PRINCIPLE OF THE CIRCUIT

3.1 Two-way traffic on a one-lane road




Figure 3.1 One-lane road

A sensor will be positioned at each end of the road to detect cars entering and leaving the road. Time will be allocated to traffic flow in each direction according to traffic flow measurements obtained from the sensors during each 5-minute period.

To control the two-way traffic in this single lane requires special traffic signals at each end of the single lane road that allow traffic to move in one direction for a period of time and then stop it to allow traffic to flow in the other direction, alternating back and forth. For each direction change the traffic signal controller must halt traffic in one direction and wait until the lane is clear before allowing traffic to proceed in the opposite direction. To achieve optimum traffic flow the period of time allotted to traffic in each direction should be adjusted according to the traffic conditions, with the direction corresponding to heavier traffic allocated a longer period of time than the other. Traffic flow measurements can be made by using sensors embedded in the road at each end of the lane.

G1	Green light of direction	1
Y1	Yellow light of direction	1
R1	Red light of direction	1
G2	Green light of direction	2
Y2	Yellow light of direction	2
R2	Red light of direction	2
S1	Sensor light of direction	1
S2	Sensor light of direction	2

Each sensor generates a pulse whenever crossed by a car. A manual RESET button will also be provided to initialize the controller.



Figure 3.2 : Timing Diagram of the Circuit

T tot : is a total amount of green light time and will be applitic between directions 1 and 2 according to the relative traffic flow in each directions. Now let us see the block diagram of the circuit.




Figure 3.3 Block diagram of the circuit

3.2. Circuits

3.2.1 Control Unit State Machine

The states designed as follow.

State	Light I	Light2
A	Green	Red
B	Yellow	Red
C	Red	Red
D	Red	Green
E	Red	Yellow
F	Red	Red

According to this states the state diagram designed as in Figure 3.4.




Figure 3.4 : State Diagram of the Circuit

3.2.2 Time-base Oscillator

The time oscillator will generate a clock signal that will be used to compute the times at which lights will be switched. Assume 10-second yellow light period will be the shortest event in this system. All other switching times *will* be computed as multiples of 10 sec.

The amount of green light time allocated to each direction will be recomputed every 5 minutes therefore the oscillator will increment a counter that will be used to generate a pulse every 5 minutes.

3.2.3 Green Time Allocation Circuit

This module will re-compute the green light durations T_1 and T_2 at the end of each 5 minute period based on the output of the traffic counter.

D1 : Traffic count in direction 1

D2 : Traffic count in direction 2

T_1 will be increased if $D_1 - D_2 > 0$ and decreased if $D_1 - D_2 < 0$.

T_2 will be computed as $T_{tot} - T_1$.

Limit values will be used to ensure that neither T_1 or T_2 drop below a minimum period of 40 seconds to prevent stalling traffic flow in either direction.

3.2.4 Cars on Road Counter

To determine whether cars remain on the road prior to activating a green light a counter will be used to compute the difference between the number of cars entering the road N_e and the number cars leaving the road N_l . The road is assumed to be all clear whenever

$$N_e - N_l = 0.$$

An up/down counter will be used that will be incremented by pulses from sensor S1 and decremented by pulses from sensor S2. A counter output signal will indicate the condition

$$N_e - N_l = 0.$$

3.2.5 Traffic Counter

To determine the relative amount of green light time allocated to each direction a counter will be used to compute the difference the numbers of cars traversing the road in each direction. The traffic counter will be incremented by cars moving in one direction and decremented by cars moving in the opposite direction. Pulses from S1 will be used in both cases. The count will be sampled every 5 minutes signaled by a pulse from the time base oscillator after which the counter will be reset to zero to begin the next 5 minutes period. Electronic circuit of traffic counter is shown below. Now let us see the circuit.

CONCLUSION

In this project we used fourth-seven integrated circuit. Cost of this project is about a hundred million TL. So that this is to much expensive way ; .Also as you see before this project is so complicated and difficult to setup as you see. To decrease the cost and complexity we can use a microprocessor controlled circuit. For this job a 8085 microprocessor and 8155 PIO card will be enough. By writing simple assembly program we can control all of these jobs.

For future application of this project, we can apply this circuit for the connection point of the four road by making some changes of the circuit. So this project can be expandable and useful for the signalization of the bridges or roads.

REFERENCES

1. M. Yagımlı, F.Akar (1999) . *Dijital Elektronik*. İstanbul .
Beta basım dağıtım A. §
2. V. P. Nelson, H.T. Nagle, B.D. Carroll, J.D. Irwin (1995). *Digital Logic Circuit Analysis & Design* . London , Prentice - Hall International.
3. J.F. Wakerly.(2000). *Digital Design 3/e*. London. Prentice - Hall
4. T.A.Demassa, Z.Ciccone. (1996). *Digital Integrated Circuits*. New York.
John Wiley & Sons, Inc.
5. W. K.leitz. (1987). *Digital Electronics a Practical Approach*. New Jersey.
Prentice - Hall, Inc.
6. R.L Tokheim.(1994). *Digital Electronics*. New York. McGraw - Hill.
7. TTL Databook. (1998).


MOTOROLA

f¹⁶" m.m m c

QUAD 2-INPUT NAND GATE

V_{DD} > 2500 Volts

S;N54/74LS00·



10•2'-w.IPUTN.lft~D<G.l\Til
LOW POINeR 2CffCffill."r'



J SUFFIX
CERAMIC
CASE 832-06



IN81SFI0I
*".t.Sfk;
CASEIMM>1!



~IIIPIrol
\$;+;
0.11;e r~1J\<!

ORDERING INFORMATION

SN54LS00J	Ceramic
SN74LSXXN	Plastic
SN74LSXXD	SOIC

GUARANTEED OPERATING RANGES

Parameter	t _{th}
Supply Voltage	-
Operating Ambient Temperature Range	-55 to +70
Output Current — High	-
Output Current — Low	-

T _{th}	t _{th}	t _{th}
~o	Si	-
M*	Si~	-
III, a	[~ 10	'1:
54, 74	-Q, ii	----
54	4(1	---
74	\$, i)	---

fMT II, M LS TU OATII.

5-Z

SN54/7 4LS00

CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
III	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
II_	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
III	Input Clamp Diode Voltage		-0.65	-1.5	V	Vee = MIN, IIN = -18 mA
IQ:	Output HIGH Voltage	54	2.5	3.5	V	Vee = MIN, IOH = MAX, VIN = VH or VL per Truth Table
		74	2.7	3.5	V	
ir.i	Output LOW Voltage	54, 74		0.25	V	IOL = 4.0 mA
		74		0.35	V	'0I, = 8.0 mA
III	Input HIGH Current			20	µA	Vee = MAX, VIN = 2.7 V
				0.1	mA	Vee = MAX, VIN = 7.0 V
... O:	Input LOW Current Short Circuit Current (Note 1)			-0.4	mA	Vee = MAX, VIN = 0.4 V
I;III	Power Supply Current Total, Output HIGH Total, Output LOW			1.6	mA	Vcc=MAX
				4.4		

Note 1: more than one output should be shorted at a time, nor for more than 1 second.

CHARACTERISTICS (TA = 25°C)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
II_:	Turn-Off Delay, Input to Output		9.0	15	ns	Vee = 5.0 V CL=15pF
a.t.	Turn-On Delay, Input to Output		10	15	ns	

FAST AND LS TIL DATA


1-S

VIVO 111 S1 ON\f 1.S\f_.j


\'W		PL	MOI - jU9IJnO jndino
\'W		PS	4ô!H - iniamo inctino
OL	0	PL	admeia ãmbain amia. awqaiu. inaua
SC:(SS-	PS	ajddns. nolneaya
V		PL	Parameter
11un	xew	PS	S3~NVI:f~NII VI:f3dO 0331N\fl:

O/OS OXXSIPLNS
O!ISB/d NXXSIPLNS
0weiwao rxssiPSNS

NOI1'1WI:fO~NNNII:f301:f0



A}III|OH~S l:f3MOdMOI
3IV~ l::ION lOdN1-1 ovne



~0\$II,l/tSNS

3IV~ l:fON inDI-~ OVnA

MOTOROLA

SN54/7 4LS02

IC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Parameter	Limits			Unit	Test Conditions
	Min	Typ	Max		
Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
Input LOW Voltage	54 74		0.7 0.8	V	Guaranteed Input LOW Voltage for All Inputs
Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{ee} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$
Output HIGH Voltage	54 74	2.5 2.7	3.5 3.5	V	$V_{ee} = \text{MIN}$, $I_{OH} = \text{MAX}$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table
Output LOW Voltage	54, 74 74	0.25 0.35	0.4 0.5	V	$I_{OL} = 4.0 \text{ mA}$ $V_{ee} = V_{ee} \text{ MIN}$ $I_{OL} = 8.0 \text{ mA}$ $V_{IN} = V_{IL} \text{ or } V_{IH}$ per Truth Table
Input HIGH Current			20	μA	$V_{ee} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$
Input LOW Current			0.1	mA	$V_{ee} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$
Short Circuit Current (Note 1)	-20		-100	mA	$V_{ee} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$
Power Supply Current Total, Output HIGH			3.2	mA	$V_{ee} = \text{MAX}$
Total, Output LOW			5.4		

* '1C: more than one output should be shorted at a time, nor for more than 1 second.

S CHARACTERISTICS ($TA = 25^\circ\text{C}$)


Parameter	Limits			Unit	Test Conditions
	Min	Typ	Max		
Turn-Off Delay, Input to Output	10	15		ns	
Turn-On Delay, Input to Output	10	15		ns	$V_{ee} = 5.0 \text{ v}$ $CL = 15 \text{ pF}$

FAST AND LS TIL DATA


MOTOROLA

-EX INVERTER


SN54/74LS04



HEX INVERTER
LOW POWER SCHOTTKY



J SUFFIX
CERAMIC
CASE 632-08



NSUFFIX
PLASTIC
CASE 646-06



DSUFFIX
SOIC
CASE 751A-02

ORDERING INFORMATION

SN54LSXXJ	Ceramic
SN74LSXXN	Plastic
SN74LSXXD	SOIC

GUARANTEED OPERATING RANGES					
Symbol	Parameter	Min	Typ	Max	Unit
V _{CC}	Supply Voltage	54 74			V
T _A	Operating Ambient Temperature Range	54 74	-55 0	125 70	
I _O	Output Current — High	54, 74			
I _O	Output Current - Low				mA

FAST AND LS TTL DATA

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{ee} = \text{MIN}$, $I_{IN} = 18 \text{ mA}$
	Output HIGH Voltage	54	2.5	3.5	V	$V_{ee} = \text{MIN}$, $I_{OH} = \text{MAX}$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table
		74	2.7	3.5	V	
	Output LOW Voltage	54, 74	0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$
		74	0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$
	Input HIGH Current			20	μA	$V_{ee} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$
				0.1	mA	$V_{ee} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$
	Input LOW Current			-0.4	mA	$V_{ee} = \text{MAX}$, $V_{IN} = -0.4 \text{ V}$
	Short Circuit Current (Note 1)	-20		-100	mA	$V_{ee} = \text{MAX}$
	Power Supply Current Total, Output HIGH			2.4	mA	$V_{cc} = \text{MAX}$
	Total, Output LOW			6.6		

*Cf more than one output should be shorted at a time, nor for more than 1 second.

CHARACTERISTICS (TA= 25°C)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
	Turn-Off Delay, Input to Output		9.0	15	ns	$V_{ee} = 5.0 \text{ V}$ $CL = 15 \text{ pF}$
	Turn-On Delay, Input to Output		10	15	ns	

FAST AND LS TIL DATA

SN54/7 4LS08

CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

....	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
0	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
L	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
I	Input Clamp Diode Voltage		-0.65	-1.5	V	Vee= MIN, IIN = -18 mA
II	Output HIGH Voltage	54	2.5	3.5	V	Vee= MIN, IoH = MAX, VIN = VH or VL per Truth Table
		74	2.7	3.5	V	
I.	Output LOW Voltage	54, 74		0.25	V	t01. =4.0 mA
		74		0.35	V	IoL=8.0 mA
I	Input HIGH Current			20	µA	Vee= MAX, VIN = 2.7 V
				0.1	mA	Vee= MAX, VIN = 7.0 V
I	Input LOW Current			-0.4	mA	Vee= MAX, VIN = 0.4 V
I	Short Circuit Current (Note 1)	-20		-100	mA	Vee= MAX
C	Power Supply Current Total, Output HIGH Total, Output LOW			4.8	mA	Vcc=MAX
				8.8		

Note: More than one output should be shorted at a time, nor for more than 1 second.

CHARACTERISTICS ($T_A = 25^\circ\text{C}$)


....	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
III	Turn-Off Delay, Input to Output		8.0	15	ns	Vee= 5.0 V CL=15pF
IV	Turn-On Delay, Input to Output		10	20	ns	



MOTOROLA

TRIPLE 3-INPUT NANO GATE

SN54/74LS10



TRIPLE 3-INPUT NANO GATE

LOW POWER SCHOTTKY

}
lif(imfli

J SUFFIX
CERAMIC
CASE 632-08



NSUFFIX
PLASTIC
CASE 646-06

14#

DSUFFIX
SOIC
CASE 751A-02

ORDERING INFORMATION

SN54LSXXJ	Ceramic
SN74LSXXN	Plastic
SN74LSXXD	SOIC

GUARANTEED OPERATING RANGES

Symbol	Parameter
V _{CC}	Supply Voltage

Operating Ambient Temperature Range

Output Current - High

Output Current - Low

	Min	Typ	Max	Unit
54	4.5	5.0	5.5	V
74	4.75	5.0	5.25	
54	-55	25	125	°C
74	0	25	70	
54, 74			-0.4	mA
54			4.0	mA
74			8.0	

FAST AND LS TTL DATA

SN54/74LS10

CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Parameter	Limits			Unit	Test Conditions	
	Min	Typ	Max			
Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
	74		0.8			
Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{ee} = \text{MIN}$, $ I_{IN} = -18 \text{ mA}$	
Output HIGH Voltage	54	2.5	3.5	V	$V_{ee} = \text{MIN}$, $I_{OH} = \text{MAX}$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table	
	74	2.7	3.5			
Output LOW Voltage	54, 74	0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{ee} = V_{ee} \text{ MIN}$, $V_{IN} = V_{IL}$ or V_{IH} per Truth Table
	74	0.35	0.5	V	$I_{OI} = 8.0 \text{ mA}$	
Input HIGH Current			20	μA	$V_{ee} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$	
			0.1	mA	$V_{ee} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$	
Input LOW Current			-0.4	mA	$V_{ee} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$	
Short Circuit Current (Note 1)	-20		-100	mA	$V_{ee} = \text{MAX}$	
Power Supply Current Total, Output HIGH Total, Output LOW			1.2	mA	$V_{cc} = \text{MAX}$	
			3.3			

Note: More than one output should be shorted at a time, nor for more than 1 second.

~viii::nni:Jiiiv.,.;,liA-c..vv1

Parameter	Limits			Unit	Test Conditions
	Min	Typ	Max		
Turn-Off Delay, Input to Output		9.0	15	ns	$V_{ee} = 5.0 \text{ V}$ $CL = 15 \text{ pF}$
Turn-On Delay, Input to Output		10	15	ns	

FAST AND LS TTL DATA

SN5432, SN64LS32, SN54S32,
 SN7432, SN74LS32, SN74S32
QUADRUPLE 2-INPUT POSITIVE-OR GATES.

DECEMBER1983 -REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain four independent 2-input OR gates.

The SN5432, SN54LS32 and SN54S32 are characterized for operation over the full military range of -55°C to 125°C. The SN7432, SN74LS32 and SN74S32 are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each gate)

INPUTS		OUTPUT
A	B	y
H	X	t _i
X	H	H
L	L	L

logic symbol t




This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


"In numbers shown are for D, J, N, or W packages.

SN5432, SN54LS32, SN54S32 ... J OR W PACKAGE
 SN7432 ... N PACKAGE
 SN74LS32, SN74S32 ... D OR N PACKAGE

(TOP VIEW)




SN64LS32, SN54S32 ... FK PACKAGE
 (TOP VIEW)



NC - No internal connection

logic diagram



positive logic

$$Y = A + B \text{ or } Y = A \cdot \bar{B}$$


PRODUCTION DATA is provided to inform designers of currently available products. It is not a commitment to supply these products at any time in the future. Texas Instruments reserves the right to change or discontinue its products at any time without notice or obligation.

TEXAS~
 INSTRUMENTS

POSTOFFICEBOX 655012 • OALLAS, TX 75265

**SN5432, SN54LS32, SN54S32,
SN7432, SN74LS32, SN74S32
QUADRUPLE 2-INPUT PDSITIVE-OR GATES**

schematics (each gate)



Resistor values shown are nominal.

1,\$0/ute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{EE} (~ Note 1)	7 V
input voltage: '32, 'S32	5.5 V
'LS32	7 V
operating free-air temperature: SN54'	-55°C to 125.1°C
SN74'	0°C to 70°C
Storage temperature range	-65 °C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

SN54S32, SN74S32
QUADRUPLE 2-INPUT POSITIVE-OR GATES

Recommended operating conditions

	V _{CC}	SN54S32			SN74S32			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
I _{VIH}	High-level input voltage	2			2			V
I _{VIL}	Low-level input voltage			0.8			0.8	V
I _{OL}	High-level output current			-1			-1	mA
I _{OL}	Low-level output current			20			20	mA
T _A	Operating free-air temperature	-55	125	0	0	70	70	°C

Electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS t	SN54S32			SN74S32			UNIT
		MIN	Typ	MAX	MIN	TYP	MAX	
V _{IK}	V _{CC} = MIN, I _{II} = 18 mA			-1.2			1.2	V
V _{OH}	V _{EE} = MIN, V _{IH} = 2V, I _{QH} = 1 mA	2.5	3.4		2.7	3.4		V
V _{OL}	V _{CC} = MIN, V _{IL} = 0.8V, I _{OL} = 20 mA			0.5			0.5	V
I _I	V _{EE} = MAX, V _I = 5.5 V			1			1	mA
I _{IH}	V _{EE} = MAX, V _I = 2.7 V			50			50	mA
I _U	V _{EE} = MAX, V _I = 0.8 V			-2			-2	mA
I _{OS}	V _{EE} = MAX	-40		-100	-40		-100	mA
I _{CH}	V _{CC} > MAX, See Note 2	18	32		18	32		mA
I _{CL}	V _{EE} = MAX, V _I = 0V	38	68		38	68		mA

For condition shown in MIN or MAX, use the appropriate value specified under recommended operating condition.

All typical values are at V_{EE} = 5 V, TA = 25°C.

At more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.

CTE 2: On all inputs Bt4.1) unless otherwise indicated.

Timing characteristics, V_{EE} = 5 V, TA = 25°C (see note 3)

PARAMETER	FROM INPUT	TO OUTPUT	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{LH} t _{PHL}	A or B	y	RL = 2B0n, CL = 15 pF	4	7		ns
				4	7		ns
I _{PLH} t _{PHL}	A or B	y	RL = 280!2, CL = 50 pF	5			ns
				6			ns

Note 3: Load circuits and voltage waveforms are shown in Section 1.

TEXAS~
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

MOTOROLA

IT MAGNITUDE MPARATOR

SN54/74LS85 is a 4-Bit Magnitude Comparator which compares two parallel inputs (A, B), each word having four Parallel Inputs (Ao-A3, Bo-B3); A3, the most significant inputs. Operation is not restricted to binary the device will work with any monotonic code. Three Outputs are : "A greater than B" (OA>B), "A less than B" (OA<B), "A equal to B" (OA=B). Three Expander Inputs, IA>B, IA<B, IA=B, allow cascading without gates. For proper compare operation, the Expander Inputs to the next most significant position must be connected as follows: IA<S=IA>B=L, IA=B---serial (ripple) expansion, the OA>B, OA<B and OA=B Outputs are fed respectively to the IA>B, IA<B, and IA=B Inputs of the next most significant comparator, as shown in Figure 1. Refer to Applications section for a serial method of comparing large words.

Truth Table on the following page describes the operation of the 74LS85 under all possible logic conditions. The upper 11 lines describe normal operation under all conditions that will occur in a single device or series expansion scheme. The lower five lines describe the operation of abnormal conditions on the cascading inputs. These conditions occur if a parallel expansion technique is used.

Expandable
ary or BCD Comparison
>8, OA<B, and OA=B Outputs Available


CONNECTION DIAGRAM DIP (TOP VIEW)

A3	B2	A2	A1	B1	Ao	Bo
1111	1111	1111	1111	1111	1111	1111


~

Bs	IA<B	IA=B	IA>B	ÜA>B	ÜA=B	ÜA<B
[i]	[i]	[i]	[i]	[i]	[i]	[i]

NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



J SUFFIX
CERAMIC
CASE 620-09



N SUFFIX
PLASTIC
CASE 648-08



O SUFFIX
SOIC
CASE 751B-03

ORDERING INFORMATION

SN54LSXXJ	Ceramic
SN74LSXXN	Plastic
SN74LSXXD	SOIC

LOGIC SYMBOL

10 12 1315 9 11 14 1

	Ao	A1	A2	A3	Bo	81	B2	Bs
4	IA>B						ÜA>B	~5
2	IA<B						ÜA<B	7
3	IA=B						ÜA=B	6

Vcc=PIN 16
GND=PIN8

NAMES


LOADING (Note a)	
HIGH	LOW
1.5 U.L.	0.75 U.L.
1.5 U.L.	0.75 U.L.
0.5 U.L.	0.25 U.L.
10 U.L.	5 (2.5) U.L.
10 U.L.	5 (2.5) U.L.
10 U.L.	5 (2.5) U.L.

Note: a = S: Tl, Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.

Note: b = Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)
Note: Ranges.

FAST AND LS TTL DATA

SN54/7 4LS85



TRUTH TABLE

COMPARING INPUTS				CASCADED INPUTS			OUTPUTS		
A3,83	A2,B2	A1,B1	Ao,Bo	IA>B	IA<B	IA=B	OA>B	OA<B	OA=B
A3>B3	X	X	X	X	X	X	H	L	L
A3<B3	X	X	X	X	X	X	L	H	L
A3=B3	A2>B2	X	X	X	X	X	H	L	L
A3=83	A2<B2	X	X	X	X	X	L	H	L
A3=B3	A2=B2	A1>B1	X	X	X	X	H	L	L
A3=B3	A2=B2	A1<B1	X	X	X	X	L	H	L
A3=B3	A2=B2	A1=B1	Ao>Bo	X	X	X	H	L	L
~=83	A2=B2	A1=B1	Ao<Bo	X	X	X	L	H	L
A3=B3	A2=B2	A1=B1	Ao=Bo	H	L	L	H	L	L
A3=B3	A2=B2	A1=B1	Ao=Bo	L	H	L	L	H	L
~=83	A2=B2	A1=B1	Ao=Bo	X	X	H	L	L	H
A3=B3	A2=B2	A1=B1	Ao=Bo	H	H	L	L	L	L
A3=B3	A2=B2	A1=B1	An=Bo	L	L	L	H	H	L

H = HIGH Level
L = LOW Level
X = IMMATERIAL

PERMITTED OPERATING RANGES

Parameter	Min	Typ	Max	Unit
Supply Voltage	5.0	5.5	V	
	5.0	5.25		
Operating Ambient Temperature Range	54	-55	25	0C
	74	0	25	
Output Current - High	54, 74		-0.4	mA
Output Current - Low	54		4.0	mA
	74		8.0	

FAST AND LS TTL DATA

MOTOROLA

F-8 DECODER/ MULTIPLEXER

a high speed 1-of-8 Decoder / Multiplexer. This device is ideally suited for high speed bipolar memory address decoding. The multiple input enables parallel expansion to a 1-of-24 decoder using just three LS138 devices or to a 1-of-32 using four LS138s and one inverter. The LS138 is fabricated with the carrier diode process for high speed and is completely compatible with Motorola TIL families.

- E**xtensive Pinning Capability
- Input Enable for Easy Expansion
- Power Dissipation of 32 mW
- Low Mutually Exclusive Outputs
- Clamp Diodes Limit High Speed Termination Effects

CONNECTION DIAGRAM DIP (TOP VIEW)

02	03	04	05	05
131	1121	G11		




PIN NAMES

	LOADING (Note a)	
	HIGH	LOW
Address Inputs	0.5 U.L.	0.25 U.L.
Enable (Active LOW) Inputs	0.5 U.L.	0.25 U.L.
Enable (Active HIGH) Input	0.5 U.L.	0.25 U.L.
Active LOW Outputs (Note b)	10 U.L.	5 (2.5) U.L.

-- Jnit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)
Temperature Ranges.

DIAGRAM




FAST AND LS TTL DATA


SN54/74LS138

1-OF-8 DECODER/ DEMULTIPLEXER

LOW POWER SCHOTIKEY



J SUFFIX
CERAMIC
CASE 620-09



NSUFFIX
PLASTIC
CASE 648-08





O SUFFIX
SOIC
CASE 751 8-03

ORDERING INFORMATION

SN54LSXXXJ Ceramic
SN74LSXXXN Plastic
SN74LSXXXD SOIC

LOGIC SYMBOL



Vee: PIN 16
GND: PINS

SN54/74LS138

~L DESCRIPTION

38 is a high speed 1-of-8 Decoder/Demultiplexer built the low power Schottky barrier diode process. It accepts three binary weighted inputs (Ao, A1, A2) enabled in order to provide eight mutually exclusive active outputs (Oo-07). The LS138 features three Enable inputs: one active LOW (E1, E2) and one active HIGH (E3). All three must be HIGH unless E1 and E2 are LOW and E3 is asserted. This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four LS138s and one inverter. (See Figure a.)

The LS138 can be used as an 8-output demultiplexer by using one of the active LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active HIGH or active LOW state.

TRUTH TABLE

INPUTS			OUTPUTS									
E2	E3	Ao	A1	A2	Oo	O1	O2	O3	O4	O5	O6	O7
X	X	X	X	X	H	H	H	H	H	H	H	H
H	X	X	X	X	H	H	H	H	H	H	H	H
X	L	X	X	X	H	H	H	H	H	H	H	H
L	H	L	L	L	L	H	H	H	H	H	H	H
L	H	H	L	L	H	L	H	H	H	H	H	H
L	H	L	H	L	H	H	L	H	H	H	H	H
L	H	H	H	L	H	H	H	L	H	H	H	H
L	H	L	L	H	H	H	H	H	L	H	H	H
L	H	H	L	H	H	H	H	H	H	L	H	H
L	H	L	H	H	H	H	H	H	H	H	L	H
L	H	H	H	H	H	H	H	H	H	H	H	L

active Level
inactive Level





Figure a

FAST AND LS TTL DATA

A.9 – 74LS193 (4 – Bit Preprogrammable Binary Ripple Counter)

PIN NO.	SYMBOL	NAME .I.NO FUNCTION
3, 2, 6, 7	$\sim Q$ to G3	flip-flop outputs
4	CPo	count down ctcx input
5	CPu	count up clock input
8	GND	3round \OV{}
11	PL	asynchronous parallel load input {active LOW}
12	\overline{TC}_U	terminal count up !c.rry) output {active LOW}
13	\overline{TC}_D	terminal count down (borrow) output (active LOW)
14	MR	asynchronous master reset input {active HIGH}
15, 10, 9	D0 to 03	data inputs
16	JCC	:~uupiyv~lt.1ge



OPERATING MODE	INPUTS								OUTPUTS				
	MR	PT	CPu	CPo	D ₃	D ₂	D ₁	D ₀	a ₃	a ₂	03	rEu	fco
Set (clear)	H	X	X	L	X	X	X	X	L	L	L	.H	L
	H	X	X	H	X	X	X	X	L	L	L	H	H
Parallel load	L	L	X	L	L	L	L	L	L	L	L	H	L
	L	L	X	H	L	L	H	H	L	L	L	H	H
	L	L	X	H	H	H	H	H	H	H	H	H	H
Count up	L	H	I	H	X	X	X	X	count up		H*	H	
Count down	L	HJH		X	X	X	X		count-down		H	H**	

HIGH voltage level.

LOW voltage level.

don't care

*LOW-to-HIGH clock transition

• Teu = CPo at terminal count up (HHHH).

• ~Q = CPo at terminal count down (LLLL).

ENDIX - B One-line road photos

Figure B-1 Bridge at the SOSYAL KONUTLAR, Nicosia



Figure B-2 Bridge at the SOSYAL KONUTLAR, Nicosia



Figure B-3 Bridge at the MARMARA, Nicosia

APPENDIX - B The Circuit :