## NEAR EAST UNIVERSITY

Faculty of Engineering
Department of Electrical and Electronic Engineering

## AIR CONDITION CONTROL OF AKM (PLC)

Graduation Project
EE - 400
Student: Murat Muhammet GÜVEN(92063)
Supervisor: Özgür C. ÖZERDEM

Lefkoşa - 2001
CONTENTS
acknowledgement ..... i
ABSTRACT ..... ii
INTRODUCTION ..... iii
1.WHAT IS A PLC? ..... 1
2.PLC HISTORY ..... 2
3.GENERAL PHYSICAL BUILD MECHANISM ..... 3
3.1 Compact PLC's ..... 3
3.2 ModularPLC's ..... 3
3.3 Basic Instruction ..... 4
a) LOD Instruction ..... 4
b) Input, Output Internal and Special Relays ..... 4
c) Timer ..... 5
d) Counter ..... 5
e) shift Register ..... 5
f) AND Instruction ..... 5
g) $O R$ Instruction ..... 5
b) NOT Instructions ..... 6
4.ADVANTAGE ..... 6
4.1 Accuracy ..... 6
4.2 Flexibility ..... 7
4.3 Control of Industrial Automation ..... 7
4.4 Data Areas ..... 7
4.5 Data Object ..... 8
5. LADDER AND STL PROGRAM ..... 9
6. MEMORY DESIGN ..... 11
6.1 Prom ..... 11
6.2 EProm ..... 11
6.3 EAProm ..... 11
6.4 EE Prom ..... 12
6.5 Programming Devices ..... 12
6.6 Basic instruction word ..... 14
6.7 FAIJ Series allocation numbers of special relays ..... 17
7.TYPES OF PLC ..... 18
7.1 Small PLC's ..... 19
7.2 Medium - Sized PLC's ..... 20
7.3 Large PLC ..... 21
7.4 Remote Input / Output ..... 22
7.5 Programming Large PLC's ..... 22
7.6 Developments ..... 23
8. PROGRAMMING OF PLC SYSTEMS ..... 23
8.1 Logic Instruction Sets and Graphic Programming ..... 24
8.1-1 Input / Output Numbering ..... 26
8.1-2 Negation - NAND and NOR Gates ..... 26
8.1-3 Exclusive - OR Gate ..... 27
8.2 Facilities ..... 27
8.2-1 Standard PLC Functions ..... 27
8.2-2 Markers / Auxiliary Relays ..... 30
8.2-3 Ghost Contacts ..... 30
8.2-4 Retentive Battery - Backed Relays ..... 30
8.2-5 Optional Functions on Auxiliary Relays ..... 31
8.2-6 Pulse Operation ..... 32
8.2-7 Set and Reset ..... 34
8.3-2 Magnitude Comparison ..... 41
8.3-3 Addition and Subtraction Instructions ..... 41
9. LADDER PROGRAM DEVELOPMENT ..... 42
9.1 Software Design ..... 42
9.2 Program Structure ..... 46
9.3 Further Sequential Control Techniques ..... 47
9.4 Limitation of Ladder Programming ..... 48
9.4-1 Advanced Graphic Programming Languages ..... 48
9.4-2 Workstations ..... 49
10. CHOOSING , INSTALLATION AND COMMISSIONING OF PLC SYSTEMS ..... 49
10.1 Feasibility Study ..... 49
10.2 Design Procedure for PLC Systems ..... 50
10.2-1 Choosing a Programmable Controller ..... 51
10.2-2 Size and Type of PLC System ..... 51
10.2-3 I / O Requirements ..... 52
10.2-4 Memory and Programming Requirements ..... 52
10.2-5 Instruction Set / CPU ..... 54
10.3 Installation ..... 55
10.4 Testing and Commissioning ..... 57
10.4-1 Software Testing and Simulation ..... 58
10.4-2 Installing and Running the User Control Program ..... 61
11.Table of symbol ..... 63
12. DESCRIPTION OF OPERATION
13. CONCLUSION
14. REFERENCES
15.APPENDIX

## INTRODUCTION

Now that understand how inputs and outputs are processed by the PLC , let's look at a variation of our regular outputs. Regular output coils are of course an essential part of our programs but we must remember that they are only true when all instructions before them on the rung are also true.

Think back to the we did a few chapters ago. What would' ve happened if we couldn't find a "push on / push off" switch? Then we would" ve had to keep pressing to button for as long as we wanted the bell to sound. The latching instructions let us use momentary switches and program the PLC so that when we push one the output turns on and when we push another the output turns off.

Picture the remote control for your TV. It has a button for on hand another for off. When I push the on button TV turns on. When I push the off button the TV turns off. I don't have to keep pushing the on button to keep the TV on. This would be the function of a latching instruction.

The latch instruction is often called a SET or OTL ( output latch ). The unlatch instruction is often called a RES (reset), OUT (output latch ) or RST (reset). The diagram below shows how to use them in a program.


#### Abstract

My project is generally is about PLC information's. But my project can be separate into two part.

In the first part SIEMENS SIMATIC S7 PLC information's and sample program is given. At the same time in this part has SIMATIC S7 PLC generally information and instructions and history, is give In the second part MITSUBISHI FC-40 FC-20 PLC's general is given.

And the last part is about the project and the program that wrote and implemented a bout automation of air conditioner of AKM.


## ACKNOWLEDGEMENT

I am deeply indepted to my parents for their love and financial support. They have always encouraged me to pursue my interests and ambitions throughout life.

To my supervisor Mr. Özgür C. ÖZERDEM who was helped me to finish and realize this difficult task, my deep gratitudes and thanks.

Also thanks to Prof. Dr. Haldun GÜRMEN , Prof. Dr. Fakhreddin MAMEDOV , Prof. Dr. Şenol BEKTAŞ Prof. Dr. Khalil ISMAILOV assist Prof. Kadri BÜRÜNCÜK and assist Prof. Kamil DIMILLER

Mr. Kaan UYAR and to all of my other teachers for their advices.

## 1.WHAT IS A PLC?

A programmable logic controller (PLC) is a device that was invented to replace the necessary sequential relay circuits for machine control. The PLC works by looking at its inputs and depending upon their state, turning on / off its outputs. The user enters a program, usually via software, that gives the desired results.

PLC's are used in many real word applications. If there is industry present, chances are good that there is a PLC present. If you are involved in machining, packaging, material handling, automated assembly or countless other industries you are probably already using them. If you are not, you are wasting money and time. Almost any application that needs some type of electrical control has a need for a PLC.

For example, let's assume that when a switch turns on we want turn a solenoid on for 5 seconds and then turn it off regardless of how long the switch is on for. We can do this with a simple external timer. But what if the process included 10 switches and solenoids? We would need 10 external timers. What if the process also needed to count how many times the switches individually turned on? We need a lot of external counters.

As you can see the bigger the process the more of a need we have for a PLC. We can simply program the PLC to count its inputs and turn the solenoids on for the specified time.

This site gives you enough information to be able to write programs far more complicated than the simple one above. We will take a look at what is considered to be the ' top 20' PLC instructions. It can be safely estimated that with a firm understanding of these instructions one can solve more than $80 \%$ of the applications inexistence.

## 2.PLC HISTORY

In the late $1960^{\prime}$ s PLC's were first introduced. The primary reason for designing such a device was eliminating the large cost involved in replacing the complicated relay based machine control systems. Bedford Associates (Bedford, MA ) proposed something called a modular digital controller (MODICON) to a major US car manufacturer. Other companies at the time proposed computer based upon the PDP - 8 . The MODICON 084 brought the world's first PLC into commercial production.

When production requirements changed so did the control system. This becomes very expensive when the change is frequent. Since relays are mechanical devices they also have a limited lifetime which required strict adhesion to maintenance schedules. Troubleshooting was also quite tedious when so many relays are involved. Now picture a machine control panel that included many, possibly hundreds or thousands, of individual relays. The size could be mind boggling. How about the complicated initial wiring of so many individual devices! These relays would be individually wired together in a manner that would yield the desired outcome.

These new controllers also had to be easily programmed by maintenance and plant engineers. The lifetime had to be long and programming changes easily performed. They also had to survive the harsh industrial environment. That's a lot to ask ! The answers were to use a programming technique most people were already familiar with and replace mechanical parts with solid - state ones.

In the mid70's the dominant PLC technologies were sequencer state machines and the bit - slice based CPU. The AMD 2901 and 2903 were quite popular in MODICON and $\mathrm{A}-\mathrm{B}$ PLC' s. Conventional microprocessors lacked the power to quickly solve PLC logic in all but the smallest PLC' s. As conventional microprocessor evolved , larger and larger PLC's were being based upon them. However, even today some are still based upon the 2903. MODICON has yet to build a faster PLC than their $984 \mathrm{~A} / \mathrm{B} / \mathrm{X}$ which was based upon the 2901.

Communications abilities began to appear in approximately 1973. The first such system was MODICON' s MODBUS. The PLC could now talk to other PLC' s and they could be far away from the actual machine they were controlling. They could also now be used to send and receive varying voltages to allow them to enter the analog
world. Unfortunately, the lack of standardization coupled with continually changing technology has made PLC communications a nightmare of incompatible protocols and physical networks.

The 80's saw an attempt to standardize communications with General Motor's manufacturing automation protocol . it was also a time for reducing the size of the PLC and making them software programmable through symbolic programming on personal computers instead of dedicated programming terminals or handheld programmers.

The $90^{\prime} \mathrm{s}$ have seen a gradual reduction in the introduction of new protocols, and the modernization of the physical layers of some of the more popular protocols that survived the 1980 ' s. The latest standard has tried to merge PLC - programming languages under one international standard. We now have PLC's that are programmable in function block diagrams, instruction list, C and structured text all at the same time! PC's are also being used to replace PLC's in some applications. The original company who commissioned the MODICON 084 has actually switched to a PC based control system.

## 3.GENERAL PHYSICAL BUILD MECHANISM

PLC's are separated into two according to their building mechanisms.

### 3.1Compact PLC's

Compact PLC's are manufactured such that all units forming the PLC are placed in a case. They are low price PLC with lower capacity. They are usually preferred by small or medium size machine manufacturers. In some types compact enlargement module is present.

### 3.2Modular PLC's

They are formed by combining separate modules together in a board. They can have different memory capacity, I/ O numbers, power supply up to the necessary limits.

Some examples: SIEMENS S5-115U , SIEMENS S7-200 MITSUBISHI PC40, TEXAS INSTRUMENTS PLC'S , KLOCKNER - MOELLER PS316 OMRON C200H.

### 3.3. BASIC INSTRUCTION

Each program written in PLC are started in 2 ways. One at these that we can draw the program with its symbols in the location called Ladder Diagram and load it to the computer as this. The second one is that we can make direct attribution using the key team of PLC. Because of this it will be told example symbol and attribution us. Instructions later whole LOD instruction and the other instructions are being stated.
a) LOD Instructions:

This instructions is used at the beginning of logic diagram lines. It can be used once back by back or more than once to determine the situation at the beginning of the instructions such as AND LOD, OR LOD, SFR, CNT, TIM. As you see below an input relay is wanted to be loaded as a program. Symbol of it is declared as a show in ladder diagram. Program list from the statement.

This program is loaded as 0 LOD 1 and 0 which is seen an address must be given in each line of the end one by one starting from each line of the program. Value is appointed to each line orderly. We have mentioned before which numbers are separated for shift register, output, input, special relay, timer counter. Imaginary internal relay at the machine PLC.

We can divide our load process into 4 groups according to our functions.
b) Input, Output Internal and Special Relays:

In the examples above example relay circuit of relay in ladder diagram and how the process of key and as a result of this the format seen in deplay was given.

We can choose a value between 0 and 77 except 8 and 9 in the example of input.
We can choose a value between 200 and 277 cxccpt 8 and 9 in the exampic of output.

We can choose a value between 400 and 697 except 8 and 9 in the example of internal relay

You can use special relay-which you necd are between 700-717 in the example of special relay for example I use pulse generator of clock for one speed with special relay 714 .
c) Timer:

I wanted to use T8 timer from the 80 timer between $0-79$ including 8 and 9 here aud you see how the load process had been done.

## d) Counter:

You can use any counter between 0 and 46 including 8 and 9 . Load process is the saute as aside.

## e) Shift Register:

You can use any register from 128 of them between 0 and 127 including 8 and 9. Shift register numbered 1 was loaded in the next side.

## f) AND Instruction:

It is same as AND logic we studied in Logic lessons. Both keys that are connected each other rapidly are on output is on and is the other situations it becomes OFF in logic. In. a multiplying processes both inputs are 1 than output is 1 . And had it ended with 2 limit switches and 1 solenoid valve in $\sim$ order to understand the logic better by diagranis; it is stated as relay ladder diagnain and logic diagratn. So we cati telt iliat LS 1 relay A and; LS 2 relay is B input and output is.Y. In suck equality it is that $\mathrm{Y}=\mathrm{A} . \mathrm{B}$ according to the compulsion Of Boolean. If both inputs are $1(\mathrm{ON}) \mathrm{Y}$ output will be ON. In other 3 probabilities, output $Y$ will be 0 (OFF) You can seethis in the table of truth.

As known, the series of TTL is Logic entegrate containing 4 and gate with 2 inputs in 7408 . As in the circuit $1 / 4$ has been made equal to ladder diagram by using 7408. In both of them The function of output and working are same.

## g) OR Instruction:

Or instruction has the same functions as or gate logic we studied in logic lessons. In here, just otily one of flie keys are OFF or 1 is enougli for output to be 1 as 2 keys are connected in the parallel way As a result there is addition process and in this
process one of the 2 parallel inputs is enough to be one. 1 gave 2 important information's with or instruction. Onc as thent is Out function that is symbolmed with 200 in the circle. I will speak about out flinction 2 or 3 classes later. But now, I gave output of parallel circuit, output 200 for file first time it means that: 1 mentioned that speciat relay 704 is a clock ptiise generator lint has $\mathrm{f}=1 \mathrm{HZ}$ You see signal of clock pulse in the diagram. We determined time of I and 0 in. input relay of 36 by chance now so that nothing will be by chance in the following lessoni Let's accept that there is a time diagram for to learn Or let's ass, ame that input 3645 gained by niaking ON/OFF in the $\mathrm{f} \sim \mathrm{n}$. If we think that output 200 is connected to a lamb, the situatiuns that lamb will be on are the times that output 200 is 1 .

In this example in order to understand or instructions better firstly, 2 limit switches were connected to each other rapidly and shown a lader diagram and a solenoid valve control in output of it. And same cIrcuit has heen gained Logic equality by using only lor gate of integrate of 7432. It is enou) 41 to make on only one of the inputs for the outputs. to be ON in. 3 equaliavence circuit to make output OFF It is necessarv to make both parallel inputs OFF. This position was shown in the truths table below.

## h) NOT Instructions:

It has the same duty as NOT gate that you studied in the logic lessons We take the opposite of the sign. If we have a look of the example above, they take the opposite of input relay 1 in PLC.. If you Carry out 1 logic level to input I from the outside, the sign is going to continue from B point as logic 0 , because of the instruction of LOD NOT 1.

## 4.ADVANTAGES

### 4.1 Accuracy

In relay control systems logical knowledge's carries in electro mechanical contactors, they can lose data because of mechanical errors. But PLC's are microprocessor based system so logical data are carried inside the processor, so that PLC's are more accurate than relay type of controllers.

### 4.2 Flexibility

When there is need of any change in control, relay type of controllers modification are hard, in PLC this change can be made with PLC programmer equipment.

### 4.3 Communication

PLC 's are computer based systems. So that they can transfers their data to another PC or they can take external inputs from another PC, with this specification we can control the system were they are we can effect the system with our PC. With relays ties is not possible.

### 4.4 Logic Control of Industrial Automation

Everyday examples of these systems are machines like dishwashers, clothes washers and dryers, and elevators. In these systems, the outputs tend to be 220 V AC power signals to motors, solenoids, and indicator lights, and the inputs are DC or AC signals from user interface switches, motion limit switches, binary liquid level sensors, etc. Another major function in these types of controllers is timing.

### 4.5 Data Areas

Data memory contains variable memory, and register, and output image register, internal memory bits, and special memory bits. This memory is accessed by a byte bit convention. For example to access bit 3 of Variable Memory byte 25 you would use the address V25.3.

The following table shows the identifiers and ranges for each of the data area memory types:

Area Identifier

CPU 212

I0.0 to I7.7

Q0.0 to Q7. 7

M0.0 to M15.7
M0.0 to M31.7
Internal memory

Special memory

### 4.6 Data Object

The S7-200 has six kinds of devices with associated data: timers, counters, analog inputs, analog outputs , accumulators and high - speed counters. Each device has associated data. For example, the S7-200 has counter devices. Counters have a data value that maintains the current count value. There is also a bit value, which is set when the current value is greater than or equal to the present value. Since there are multiple devices are numbered from 0 to n . The corresponding data objects and object bits are also numbered.

The following table shows the identifiers and ranges for each of the data object memory types:

## Object Identifier Object

| T | Timers | T0 to T63 | T0 to T127 |
| :--- | :--- | :--- | :--- |
| C | Counters | C0 to C63 | C0 to C127 |
| AI | Analog Input | AIW0 to AIW30 | AIW0 to AIW30 |
| AQ | Analog Output | AQW0 to AQW30 | AQW0 to AQW30 |
| AC | Accumulator | AC0 to AC3 | AC0 to AC3 |
| HC | High-Speed Counter | HC 0 | HC0 to HC2 |

CPU 214

T0 to T127

C 0 to C 127

HC 0 to HC 2

## 5.LADDER AND STL PROGRAM

## SIEMENS SIMATIC S7-200 PLC SAMPLE PROGRAM

In this program;
Cotton to filament convert during the war. While cottons are to comb by the machine, separate operation during by the war cotton pieces are to gather of under the machine.

This program purposes are cotton pieces convert to back. With this program cotton cost decrease to less.

## Program Work

1- For the vakum if we gives the start, motor is start to work.
2- After the 15 s machines are made with raw and once vakum.
3- One machine and other machine between passed time 2 s , and vakum time is for the all machine 8 s .

4- If someone machine not work passed to other machine.
5- If fire alarm or tight alarm gives, fan motor and all other operations are stop. For the machines work are until push the button machines are not work.

Input
1- Start

2- Stop

3- Reset

4- Machine work 1

5- Machine work 2

## Output

1- Fan motor start

2- Machine 1 vakum

3- Machine 2 vakum

4- Machine 3 vakum

5- Fire alarm

## 6- Machine work 3

## 7- Tight

| Symbol name | Address | S Note |
| :---: | :---: | :---: |
| Start | E0.0 | Start button |
| Stop | E0.1 | Stop button |
| Reset | E0. 2 | Reset button |
| 1. Machine Work | E0. 3 | If 1. Machine Work send to sign |
| 2. Machine Work | E0.4 | If 2. Machine Work send to sign |
| 3. Machine Work | E0.5 | If 3. Machine Work send to sign |
| Fire | E0.6 | If the fire alarm is coming |
| Tight | E0.7 | Fan motor has tight |
| Start - Output | A0.0 | Fan motor is start |
| Vakum 1 | A0.1 | 1. Machine Vakum Valve |
| Vakum 2 | A0. 2 | 2. Machine Vakum Valve |
| Vakum 3 | A0.3 | 3. Machine Vakum Valve |
| Fire Alarm | A0.4 | If the fire sensor signal coming |
| Tight Alarm | A0.5 | To throw the motor tight |
| Cleanliness Air valve | A0.6 | Tube Cleanliness Valve |
| Relay of Vakum | T32 | After Start Vakum Relay |
| Vakum Time | T33 | Valves are Vakum Time |
| Stop Time | T34 | Between of Valves Stop Time |
| Counter 0 | Z0 | 1. Machine Valve Work Counter |
| Counter 1 | Z1 | 2. Machine Valve Work Counter |
| Counter 2 | Z2 | 3. Machine Valve Work Counter |
| Counter 3 | Z3 | Circle Reset |
| Jump Output | A7.1 | Machines are not jump |

## 6. MEMORY DESIGN

Memory is used to store data. This stored information is related with which output sign will be store as, which shows input, and the structure of program necessary amount of memory. It stores special information parts, which is named as memory bit. 1 byte $=8$ bit, 1024 byte $=1 \mathrm{kbyte}$ and the number of memory capacity is stated these units.
a) I. Group Memories:

First group memories are Random Access Memory (RAM) and Read/Write (RIW). In these types memories if the energy is cut, the information is lost. If RAM is supplied program can be stored by battery that battery is in PLC device. When battery energy finishes, program will be erased.

## b) $\Pi$ Group Memories:

It is Read Only Memory (ROM). The type memory can be erased and programmable. It is divided four into groups;
6.1) PROM (Programmable Read-Only Memory): it is a special type of ROM.
PROM memory allows to writing of information in chip, these information are provided or there were at the beginning. The information can be written into ROM only one time.

The main disadvantage of PROM is no erasable and no Programmable. In PROM programming is doing as dissolve and pluck logic, for this reason, the erasing of erasable connections is process that there is no to turn back. For this reason, firstly all mistake control process must be finished.
6.2) EPROM (Erasable Programmable Read-Only Memory): this type is the memory type that is used in PLC devices. Written programmable firsfly, is store in EPROM memory and is sent central processing unit.
6.3) EAROM (Electrically Afterable Read-Only Memory): It is like EPROM memory, but to erase and ultraviolet light supply is not necessary. EAROM chip to clean by erasing, an eraser voltage is exercised to suitable pin. When chip erases one time, it can be programmed again.

## 6.4) EEPROM (Electrically Erasable Programmable Read-Only

Memory): In EEPROM memory type, when energy is cut, information cannot lose as EPROM. Special device is not necessary in writing and erasing processing. EEPROM or EPROM memories that are mounted to PLC make runs as stored program into records.

Data table stores information's, that are necessary to carry to the program, which includes information's such as output and input conditions, timers, and counter results and data records. Includes of table is divided two groups as conditions data and numbers (or codes) 0 and 1 conditions are ON/OFF conditions of information that records the place of bit. Data table is divided 3 sections. Input view table stores the condition of digital input that relations input interface circuits. As ON/OFF condition, in this unit results of input are stored as zero (0) or one (1).

Output view memory is order of bits that control the digital condition of devices which links interface of output. The logic conditions of output units are stored in this memory and it is taken from this logic level memory and transfers to output unit.

### 6.5. PROGRAMMING DEVICES

The most important one of features of programmable controller is to have programming elements, which are useflil. Programming device provides transformation between operator and circuit of controller (Fig. 7.3.1)


Figure.6.3.1. Transformation of pls circuits

Programming terminal relation between PLC memory and monitor. User sends programming device and PLC control program to device.

Generally, industrial CRT terminals in many devices are used for programmable controllers. These terminals include indicator units, keyboards and CPU and they provide to cornmumcate necessary order.

The advantage of CRT is to check program is easily on monitor.
In small PLCs programming is used cheap, moveable, small and mini programmable devices. The momtor of this type of programming monitor is liquid crystal screen instead of CRT tube, which name LCD. On mini program there are LCD monitor program coding keys and special flinctions keys. FA2 of programming device DEC FAI Junior module is shown at table 6.3.2.

FA-2 PROGRAMMABLE CONTROLLER


Figure. 6.3.2. Programming Device of DEC FA-1 PLC.

### 6.6 BASIC INSTRUCTION WORD

Instruction word list
a) Basic Instructions:

| Symbol | Name |
| :---: | :---: |
| LOD | Load |
| AND | Avi) |
| OR | OR |
| OUT | Output |
| MCS | Master Control Spt |
| 3CR | Master C'antwol Resert |
| SOT | Single Output |
| TIM | Timer |
| CNT | Counter |
| SFR | Shift Register |
| EvD | End |
| SET | Set |
| RiTT | Rese: |
| dM? | Jump |
| JEND | Jump End |
| NOT | Sot |
| FLS | Function |

b) FUN (Function) Instructions:

We can divide the instructions into 2 parts. These are;
One - address instruction
Two - address instruction
There are 2 kinds of address instruction. Generally first address is the instruction word. In LOD, AND, OR, OUT, SET, RST, SOT instructions; there is a instruction word and number and addressing is obstructed with this that single addressed instruction.

Two addressed instructions; SPIt, SPIt NOT, TIM, CNT, FUN 100-146, FUN 200-246, TIM FUN, CNT FUN, FUN 147 and FUN 300. In this instructions first
addresses are give instruction word and instruction numbers $\sim$ xcept FUN 147, FUN 300). As for second addresses are present peculiarity according to instruction.

There are some deliver numbers that referenced by FAlJ at the below.
c) Input:
$0 \ldots \ldots .7,10 \ldots \ldots .7,20 \ldots . .27,30 \ldots \ldots .37,40 \ldots \ldots .47,50 \ldots \ldots .57,60 \ldots \ldots . .67,70 \ldots \ldots . .77$
are numbered like this. In here inputs are considered to OCTAL system which is between 0-77. If you attend $8,9,18,19,28,2978,79$, numbers are not used. In octal there are 64 unit input number between 0-77 (except 8 and 9 ).

## d) Output:

200.....207, 210...... 217,220.....227,230..... 237,240..... 247, 250......257,
260..... 267 and 270277 numbered. Like input there are 64 unit output numbers between 200-277 (except 8 and 9).
e) Internal Relay:

| $400-407$ | $490-497$ | $580-587$ |
| :--- | :--- | :--- |
| $410-417$ | $500-507$ | $590-597$ |
| $420-427$ | $510-517$ | $600-617$ |
| $430-437$ | $520-527$ | $610-627$ |
| $440-447$ | $530-537$ | $620-627$ |
| $450-457$ | $540-547$ | $630-637$ |
| $460-467$ | $550-557$ | $640-647$ |
| $470-447$ | $560-557$ | $650-657$ |
| $480-487$ | $570-577$ | $660-667$ |
| $670-677$ | $680-687$ | $690-697$ |

There are 240 units $(30 \times 8=240)$ internal relays between 400 and 697 , we can appoint the TISNIER, COUNTER or FUN outputs to the any of 240 sensor and then can use of this sensor for take new data or count value.

## f) Special Internal Relay:

There are 16 units become 700-707 and 710-717. As an example of these, we can use the signal generator which produces 1 sec clock sign, that means we can use 1 Hz clock pulse sing ready.


We can use the signal generator which produces 0.1 sec clock sign that means 10 Hz clock pulse sign ready.


## g) Timer:

There are totally 80 unit timers between 0 and 79. If you attent you can use 8 ou can use any of TIMER that include 0 and 79. In there its enough to know for totally there are 80 unit TIMER that include 0-79.

## h) Counter:

Totally there are 45 unit counter between 0 and 44 . If you attent you can use 8 and 9.

## i)Reversible Counter:

It is counter which can be counted forward or review. While other counters can only count forward counters number 4546 can count forward or review. Counter 45 has up and down pulse input edge yet counter 46 is connected to only one input of up/down situation and when this edge is 1 up and when it be comes 0 it counts down.

## j) Shift Register:

There are 128 shift register between 0 and 27 including 8-9.

## k) Single Output:

We can use 96 SOT flinctions between 0 and 95 including 8-9.

## 1) Data Register:

Between DRO and DR99 and between 800 and 899, we have 100 data register.

### 6.7. FA1J SERIES ALLOCATION NUMBERS OF SPECIAL

## RELAYS

As known special relays are 700 and 717 relays except 708 and 704 from these numbers 700 and 705 are unused.

701 and 702 Stan Control: When input number 0, which used to start the program is on or if number 500 has been appointed to automatic start process. It starts to turn the program on. Special relays 701 and 702 are off the process of the program is stopped.

703 All Output OFF: All outputs between 200 and 277 are off when special relay 703 turns into ON.

704 Initialize Pulse: Special flag ( 1 scan time) 704 becomes on as much as the time equalling I scan time. When program FA1J started being processed.

704 Numerical Value Error: Is there an error in computing instructions results. 706 becomes on for example; if the result of a subtraction process is lower than -10.000 , special relay 706 becomes on. They make sure that the program is correct from the point of view numerical process while they register the programs.

707 Curry and Borrow: It there is carry or borrow in the results at computing instructions. 707 is set for example; in a addition process the total of 2 numbers are higher than 9999,707 is on.

7131 sec . Timer Reset: When 713 is on special relay 714 is always reset mode.

7141 sec. Clock: It is possible to take signal generator producing clock sign for one second or clock pulse sign for 1 Hz from special relay 714 .

715 100-msec. Clock: We can remove our clock pulse that is for 10 speed by using special relay output of 715 with this sign.

716 Timer/Counter Preset Value Changed: Special relay 716 becomes on when timer counter preset value has been changed into unit of FAlJ CPU. It is possible to delete 716 when pressed key of TR S, ENTR and ENTR. If a program is registered in memory.

717 In-operation Output: Relay 717 is always on while FA1J is operating of the program has ended this relay becomes off

## 7- TYPES OF PLC

The increasing demand from industry for programmable controllers that can be applied to different forms and sizes of control tasks has resulted in most manufacturers producing a range of PLCs with various levels of performance and facilities.

Typical rough definitions of PLC size are given in terms of program memory size and the maximum number of input/ output points the system can support. Table 8.1 gives an example of these categories.

Table 7.1 Categories of PLC

| PC size | Max I/O points | Use memory size |
| :---: | :---: | :---: |
| Small | $40 / 40$ | 1 K |
| Medium | $128 / 128$ | 4 K |
| Large | $>128 />128$ | $>4 \mathrm{~K}$ |

However, to evaluate properly any programmable controller we must consider many additional features such as its processor, cycle time language facilities, functions, expansion capabilities.

A brief outline of the characteristics of small, medium of large programmable controller is given below, together with typical applications.

### 7.1 Small PLC s

In general , small and 'mini' PLC s (figure8.2)are designed as robust , compact units which can be mounted on or beside the equipment to be controlled. They are mainly used the replaced hard - wired logic relays, timers, counters. That control individual items of plant or machinery, but can also be used to coordinate several machines working in conjunction with each other.

Small programmable controllers can normally have their total I/O expanded by adding one or two $\mathrm{I} / \mathrm{O}$ modules, but if any further developments are required this will often mean replacement of the complete unit. This end of the market is very much concerned with non - specialist end - users, therefore ease of programming and a c familiar' circuit format are desirable. Competition between manufacturers is extremely fierce in this field, as they vie to obtain a maximum share in this partially developed sector of the market.

A single processor is normally used, and programming facilities are kept at a fairly basic level, including conventional sequencing controls and simple standard functions: e.g. timers and counters. Programming of small PLC s is by way of logic instruction list( mnemonics) or relay ladder diagrams.

Program storage is by EPROM or battery - backed RAM. There is now a trend towards EEPROM memory with on - board programming facilities on several controllers.

## Table 7.2 Features of a typical small PLC - Mitsubishi F20

Electrical : $\quad 240 \mathrm{~V}$ a.c. supply;
24 V d.c. on - board for input requirements;
12 input, 8 output points;
LED indicators on all I / O points;
All I / Opto - isolated
Choice of output: Relay ( 240 V 2 A rated)
Triac ( 240 V 1 A rated
Transistor (24 V d.c. 1 A)
320 - step memory (CMOS battery - backed RAM)
Programming: Ladder logic or instruction set using hand - held or graphic LCD programmer, with editor, test and monitor facilities;
Facilities : $\quad 8$ counters, range $1-99$ ( can be cascaded)
8 timers, range $0.1-99 \mathrm{~s}$ ( can be cascaded)
64 markers / auxiliary relays; can be used individually or in blocks of 8 ,
forming shift registers;
Special function relays;
Jump capability.

## 7. 2 Medium - sized PLC s

In this range modular construction predominates with plug - in modules based around the Euro card 19 inch rack format or another rack mounting system. This construction allows the simple upgrading or expansion of the system by fitting additional I / O cards in to the cards into the rack, since most rack systems have space for several extra function cards. Boards are usually 'rugged zed ' to allow reliable operation over a range of environments.

In general this type of PLC is applied to logic control tasks that cannot be met by small controllers due to insufficient I/ O provision, or because the control task is likely to be extended in the future. This might require the replacement of a small PLC, where as a modular system can be expanded to a much greater extent, allowing for growth. A medium - sized PLC may therefore be financially more attractive in the long term.

Communications facilities are likely to provided, enabling the PLC to be including in a 'distributed control ' system.

Combinations of a single and multi - bit processor are likely within the CPU. For programming, standard instructions or ladder and logic diagrams are available. Programming is normally carried out via a small `keypad or a VDU terminal.( If different sizes of PLC are purchased from a single manufacturer, it is likely that programs and programming panels will be compatible between the machines.

### 7.3 Large PLC'S

Where control of very large numbers of input and output points is necessary or complex control functions are required, a large programmable controller is the obvious choice. Large PLC s are designed for use in large plants or on large machines requiring continuous control. They are also employed as supervisory controllers to monitor and control several other PLC s or intelligent machines. e. g. CNC tools

Modular construction in Euro card format is standard, with a wide range of function cards available including analog input / output modules. There is a move towards 16 bit processor, and also multi - processor usage in order to efficiently handle a large range of differing control tasks. For example;

- 16 - bit processor as main processor for digital arithmetic and text handling.
- Single - bit processor as co - or parallel processor for fast counting, storage etc.
- Peripheral processor for handling additional tasks which are time dependent or
time - critical, such as:
Closed - loop (PID) control
Position controls
Floating - point numerical calculations

> Diagnostics and monitoring

> Communications for decentralized

> Process mimics

> Remote input / output racks.

This multi - processor solution optimizes the performance of the overall system as regards versatility and processing speed, allowing the PLC to handle very large programs of 100 K instructions or more. Memory cards can now provide several megabytes of CMOS RAM or EPROM storage.

### 7.4 Remote input / output

When large numbers of input / output points are located a considerable distance away from the programmable controller, it is uneconomic to run connecting cables to every point. A solution to this problem is to site a remote I / O unit near to the desired I 10 points. This acts as a concentrator to monitor all inputs and transmit their status over a single serial communications link to the programmable controller. Once output signals have been produced by the PLC they are fed back along the communications cable to the remote I / O unit, which converts the serial data into the individual output signals to drive the process.

### 7.5 Programming large PLC s

Virtually any function can be programmed, using the familiar ladder symbols via a graphics terminal or personal computer. Parameters are passed to relevant modules either by incorporating constants in to the ladder, or via on - screen menus for that module.

There may in addition be computer - oriented languages which allow programming of function modules and subroutines.

There is progress towards standardization of programming languages, with programs becoming easier to over - view through improvement of text handling, hand improved documentation facilities. This is assisted by the application of personal computers as work stations.

### 7.6 Developments

Present trends include the integration of process data from a PLC into management data bases, etc. This allows immediate presentation of information to those involved in scheduling,
production and planning .
The need to pass process information between PC s , PLC sand other devices within an automated plant has resulted in the provision of a communications capability on all but the smallest controller. The development of local area networks (LAN ) and in particular the recent MAP specification by General Motors (manufacturing automation protocol) provides the communication link to integrate all levels of control systems.

## 8 - PROGRAMMING OF PLC SYSTEMS

In the previous chapter we were introduced to logic instruction sets for programming PLC systems. The complete sets of basic logic instruction for two common programmable controllers are given below. Note the inclusion in these lists of additional instructions ORB and ANB to allow programming of more complex, multi branch circuits. The use of all these instructions and others is dealt with in this chapter. Some typical instruction sets for Texas instruments and Mitsubishi PLC s are given in table 8.1

Table8.1 Typical logic instruction sets.

| Texas Instruments |  | Mitsubishi A series |  |
| :---: | :---: | :---: | :---: |
| Mnemonic | Action | Mnemonic | ic Action |
| STR | Store | LD | Start rung |
|  |  | with an open contact |  |
| OUT | Output | OUT | Output |
| AND | Series components | AND | Series elements |
| OR | Parallel components | OR | Parallel elements |
| NOT | Inverse action | ..I | As for not |
|  |  | ORB O | Or together parallel |
|  |  | ANB A | branches |
|  |  |  | And together series |
|  |  |  | circuit blocks |

### 8.1 Logic instruction sets and graphic programming

In the last chapter we introduced logic instructions as the basic programming language for programmable controllers. Although logic instructions are relatively easy to learn and use, it can be extremely time - consuming to check and relate a large coded program to the actual circuit function.

In addition, logic instructions tend to vary between different types of PLC.
If a factory or plant is equipped with a range of different controllers ( a common situation ), confusion can result over differences in the instruction sets.


## Output device



Special instruction circuit block

A preferable alternative is to use a graphic programmer, as available for several programmable controllers including the small Mitsubishi and Toshiba models from Japan. Graphic programming allows the user to enter his program as a symbolic ladder circuit layout, using standard logic symbols to represent input contacts, output coils, etc. as shown in the about figure. This approach is more user friendly than programming with mnemonic logic instructions, and can be considered as a higher - level form of language.

The programming panel translates or compiles these graphic symbols in to machine instructions that are stored in the PLC memory, relieving the user of this task.

Different types of graphic programmer are normally used for each family of programmable controller, but they all support similar graphic circuit conventions. Smaller, hand - held panels are common for the small to medium - sized PLCs
although the same programming panel is often used as a 'field programmer' for these and larger PLCs in the same family. However, the majority of graphic programming for larger systems is carried out on terminal - sized units. Some of these units are also semi portable, and may be operated alongside the PLC system under commissioning or test in - plant. In addition to screen displays, virtually all graphic programming stations can drive printers for hard copy of programs and $\backslash$ or status information, plus program storage via battery - backed RAM or tape $\backslash$ floppy disk. The facility to load resident programs into EPROM IC s may be available on more expensive units.

## 8.1-1 Input /output numbering

It was previously stated that different PLC manufacturers use different numbering systems for input/output points and other functions within the controller.


OR gate
AND gate

## 8.1-2 Negation - NAND and NOR gates

These logic functions can be produced in ladder form simply by replacing all contacts with their inverse , AND becomes ANI; OR becomes ORI; etc. this changes the function of the circuit.

$$
\mathbf{X 4 0 0} \quad \mathbf{X 4 0 1} \quad \mathbf{Y 4 3 0}
$$



NOR gate
NAND gate

## 8.1-3 Exclusive - OR gate

This is different form the normal OR gates as it gives an output of 1 when either one input or the other is on, but not both. This is comparable to two parallel circuits, each with one make and one break contact in series as shown in exclusive OR gate figure.


## EXCLUSIVE - OR gate

Note the use of an ORB instruction in this example. The programmable controller reads the first two instructions, then finds another rung start instruction before an OUT instruction has been executed. The CPU therefore realizes that a parallel form of circuit exists and reads the subsequent instructions until an ORB instruction is found.

### 8.2 Facilities

## 8.2-1 Standard PLC functions

In addition to the series and parallel connection of input and output contacts, the majority of control tasks involve the use of time delays, event counting, storage of process status data, etc. All of these requirements can be met using standard features found on most programmable controllers. These include timers, counters, markers and shift registers, easily controlled using ladder diagrams or logic instructions.

These internal functions are not physical input or output. They are simulated within the controller.

Each function can be programmed with related contacts which may be used to control different elements in the program. As with physical inputs and
outputs, certain number ranges are allocated to each block of functions. The number range will depend both on the size of a PLC, and the manufacturer. For example, for the Mitsubishi F- 40 series, the details are as follows:

Timers T $\left.\begin{array}{c}450-457 \\ 550-557\end{array}\right\}$

Counters C $\left.\begin{array}{c}460-467 \\ 560-567\end{array}\right\}$

The information illustrates the use of different number ranges assigned to each supported function. For example, the timer circuits for this programmable controller are addressed from 450 to 457 and 550 to 557 , a total of 16 timers. It is the specified number that identifies a function and its point to the PLC, not the prefix letter. This prefixes are included only to aid the operator.


Figure 8.1 Standard PLC function
The functions listed are provided on most programmable controllers, although the exact format will vary between manufacturers. Other functions may also exist, either as standard or by the selection and fitting of function modules to the PLC rack.

| PC (F40) I/O ASSIGNMENTS |  |
| :---: | :---: |
| Inputs: 24 points | 400-407 |
|  | 410-413 |
|  | 500-507 |
|  | 510-513 |
| Outputs: 16 points | 430-437 |
|  | 530-537 |
| Timers: 16 points | 450-457 |
|  | 550-557 |
| Counters: 16 points | 460-467 |
|  | 560-567 |
| Auxiliary control | 100-107 |
| Relays:128 points | 170-177 |
|  | 200-207 |
|  | 270-277 |
| Battery - backed:64 points | 300-307 |
| Special function | 370-377 |
| Auxiliary relays ; 5 points |  |
| 70, 71, 72, 75,77 |  |

Figure 8.2 Typical number assignments to internal functions
The operation and use of the listed standard functions is covered in the following sections.

## 8.2-2 Markers / auxiliary relays

Often termed control relays or flags, these provide general memory for the
programmer, plus associated contacts. They also form the basis for shift - register construction. Normally a group of markers with battery back-up is provided allowing process status information to be retained in the event of a power failure. These markers can be used to ensure safe startup $\backslash$ shut down of process plant by including them as necessary in the logic sequence.

Referring, the Mitsubishi F40 has:

128 auxiliary (marker )relays
64 battery - backed markers

## 8.2-3 Ghost contacts

In certain cases it will be necessary to derive an output from the combined logic of several ladder rungs, due to the number of contacts involved. The straight forward way of providing this is to common - up the respective circuit rungs and drive an internal relay or marker( $M$ ). This acts in the same manner as a 'physical' relay, in that it can have associated contacts - except for the fact that it is simulated by software within the programmable controller, and has no external appearance whatsoever!

In common with other internal functions, auxiliary relays / marker can be programmed with as many associated contacts as desired. These contacts may be used anywhere in a ladder program as elements in a logic circuit or as control contacts driving output relays or other functions.

## 8.2-4 Retentive battery - backed relays

If power is cut of or interrupted whilst the programmable controller is operating, the output relays and all standard marker relays will be turned off. Thus when power is restored, all contacts associated with output relays and markers will be of possibly resulting in incorrect sequencing. When control tasks have to restart automatically after a power failure, the use of battery - backed markers is required. In the above

PLC ,there are 64 retentive marker points, which can be programmed as for ordinary markers, only storing pre - power failure information that is available once the system is restarted.

In figure 8.3 retentive marker M300 is used to retain data in the event of a power failure. Once input X400 is closed to operate the M300 marker, M300 latches via it is associated contact.


Figure 8.3 Retentive marker used in a latch circuit
So even if X 400 is opened due to a power failure, the circuit is holds on restart due to M300 retaining the operated status and placing its associated contacts in the operated positions.

Obviously X401 still controls the circuit, and if this input is likely to be energized (opened) by a power - failure situation, than a further stage of protection may be used.

## 8.2-5 Optional functions on auxiliary relays

From the above text it is apparent that auxiliary relays constitute an important facility in any programmable controller. This is basically due to their ability to control large numbers of associated contacts and perform as intermediate switching elements in many different types of control circuit.

In addition, many PLC manufacturers have provided additional, programmable functions associated with these auxiliary relays, to further extend their usefulness. A very common example is a 'pulse' function that allows any designated marker to
produce a fixed - duration pulse at its contacts when operated, rather than the normal d.
c. level change.

This pulse output is irrespective of the duration of relay operation, thus providing a very useful tool for applications such as program triggering, setting / resetting of timers and counters etc.

## 8.2-6 Pulse operation

The programming of this feature varies between controllers, but the general procedure is the same, and very straightforward.

A pulse - PLS instruction is programmed onto an auxiliary relay number.
(in the figure 8.4)

This configures the designated relay to output a fixed - duration pulse when operated. The examples show how the relay may be used to output a pulse for either a positive or negative going input.

The circuit in figure 9.5 uses a PLS instruction on auxiliary relay 101 to provide a reset signal for a counter circuit C 60 . When input 0 is operated, a pulse is sent to relay 101 , causing its contacts to pulse and reset counter C60. This is used here because counters and timers often require short duration resetting to allow the restart of the counting or timing


Figure 8.4 Pulse function on auxiliary relays (a)rise detection circuit (b) drop detection circuit


Figure 8.5 Providing a pulse input to a counter circuit

## 8.2-7 Set and reset

As with pulse - PLS , the ability to SET and RESET an auxiliary relay can often be produced by using appropriate instructions as in figure 8.6 These instructions are used to hold (latch) and reset the operation of the relay coils.

The S - set instruction causes the coil M202 to self - hold. This remains until a reset $(\mathrm{R})$ instruction is activated.

(a)

Figure 8.6 (a) set/reset


M202
(b)

Figure 8.6 (b) time chart

## 8.2-8 Timers

In a large proportion of control applications, there is a requirement for some aspect of timing control. PCs have software timer facilities that are very simple to program and use in a variety of situations.

The common method of programming a timer circuit is to specify the interval to be timed, and the conditions or events that are to start and / or stop the timer function. The initiating event may be produced by other internal or external signals to the controller. In this example the timer T450 is totally controlled by a contact related to output Y430. Thus, T450 begins timing only when Y430 is operated. This is caused by input X400 and not X401. Once activated, the timer will ' time - down' from its preset value - in this case 3.5 seconds - to zero, and then its associated contacts will operate.

As with any other PLC contact, the timer contacts may be used to drive succeeding stages of ladder circuitry. Here the T450 contact is controlling output Y431. The enabling path to a timer may also form the 'reset' path, causing the timer to reset to the preset value whenever the path is opened. This is the case with most small PCs. The enabling path may contain very involved logic, or only a single contact.

Techniques for programming the preset time value vary little between different programmable controllers, usually requiring the entry of a constant $(\mathrm{K})$ command followed by the time interval in seconds and tenths of a second. The timers on this Mitsubishi controller can time from $0.1-999.9 \mathrm{~s}$, and can be cascaded to provide longer intervals if required.

## 8.2-9 Counters

Whenever the number of process actions or events are significance, they must be detected and stored in some manner by the controller. Single or small numbers of events may be remembered by using latched relay circuits, but this is not suitable for larger event counts. Here programmable counter circuits are desirable, and are available on all PLCs.

Provided as an internal function, counter circuits are programmed in a similar manner to the timer circuits covered above, but with the addition of a control path to signal event counts to the counter block. Most PLC counters work as subtraction or ' down' counters, as the current value is decremented from the programmed set value

## 8.2-10 Registers

From using a single internal or external relay as a memory device to store a single bit of information, other PLC facilities allow the storage of several bits of data at one time.

The device used to store the data is termed a register , and commonly holds 8 or 16 bits of information. Registers can be thought of as arrays of individual bit - stores - in fact many programmable controllers form the data registers out of groups of auxiliary marker relays in the figure 8.7

Registers are very important for handling data that originates from sources than simple, single switches. Instead of binary data in one - bit - wide form , information in
a parallel data form may be read into and out of appropriately sized registers. Thus , data from devices such as thumbwheel switches, analog - to - digital converters, can be feed into appropriate PLC registers and used in later operations that will generate other bit - or byte - wide (8-bit) data to drive switched outputs or digital - to - analog conversion units.

(b)

Figure 8.7 Register storage concept (a) array of bit stores; (b) parallel data register

## 8.2-11 Shift registers

A shift register provides a storage area for a sequence of individual data bits that are offered in series to its input line. The data are moved through the register under control of a shift or clock line as in the figure 8.8. The effect of a valid shift pulse is to move all stored digits one bit further in to the register, entering any new data in to the 'freed' initial bit positions. Since a shift register will only be a certain size. for example 8 or 16 bits, then any data in the last bit of the register will be shifted out and lost.

The usefulness of a shift register (SR) lies in the ability to control other circuits or devices via associated SR contacts that are affected by the shifting data stream through the register. That is, as with marker relays, when a marker is ON any associated contacts are operated.

In programmable controllers, shift registers are commonly formed from groups of the auxiliary relays. This allocation is done automatically by the user programming
a 'shift - register function', which than reserves the chosen block of relays for that register and prohibits their use for any other function (including use as individual relays)

The example in the figure 8.8 shows a typical circuit for shift register operation on a Mitsubishi PLC. Here the register is selected by programming in the shift instruction against the auxiliary relay number to be first in the register array - M160. This instruction causes a block of relays - M160-167-to be reserved for that shift register. Note that only the first relay had to be specified, the remainder being implied by the instructions.

This shows the controlling contacts on the input lines to the register - RESET. OUTPUT and SHIFT.


The auxiliary relays can be grouped in blocks of 8 to form 8 - or 16 -bit shift registers. This feature is programmed as shown below using M160-177 internal relays (only M160 is keyed in, the other bits being transparent).


The shift register contacts perform as follows:
RST - a pulse or closure resets SR contents to 0
OUT - logic level 10 or 1 ) offered to register on this rung.
SFT - pulse moves contents along one bit at a time (eventually contents are lost off the final bit memory).


Figure 8.9 Basic shift register circuit shift register Figure 8.10 Equivalent circuit of a

Note the M - contacts below the SR circuit that are used to drive output coils (M160 -167 driving Y530-537).

It is easier to understand the function of the register if we look at an equivalent circuit in the figure 9.10 . Here we can see the layout of other marker relays following M160. This helps us to visualize the shifting of data from bit to bit, affecting other parts of the circuitry as the data ( 1 or 0 ) in each bits change.

Shift registers are commonly found as 8 - bit or 16 - bit, and can usually be cascaded to create larger shift arrays. This allows data to be shifted out of one register and in to a second register, instead of being lost. Battery - backed markers can be selected as the register elements if it is necessary to retain register data through a power failure.

### 8.3 Arithmetic Instructions

## 8.3-1 BCD numbering

All internal CPU operations are performed in binary numbers. Since it may be necessary to deal with decimal inputs and outputs in the outside world, conversion using binary - coded - decimal (BCD)numbering is provided on most PLCs . BCD numbering is briefly described in figure 9.11 Readers wanting further information are referred to the many texts dealing with number systems. When data is already in binary format, such as analog values, it is placed directly in registers for use by other instructions.
(1) BIN (pure binary)


In the data made up of 8 bits from $\times 0$ to $\times 7$, the number 211 is expressed when $\times 0, \times 1$, $X 4, X 6$ and $\times 7$ are turned on $1=1$ in the above figure $)$ and the others are turned off $(=0$ in the above figure).
(2) BCD \{binary-coded decimal)

$B C D$ data is such that each digit of the decimal number is expressed in 4 -bit binary. No digit will exceed 9 .
E.g.: If both M 103 and M 102 are turned on $(=1)$ in the BCD data shown in the above figure it will result in an error.

The values of timers or counters may be treated as $8 C D$
(a)


Figure 8.11 (a) Binary and BCD number systems
(b) Timer unit for data operations

## 8.3-2 Magnitude comparison

Magnitude comparison instructions are used to compare a digital value read from some input device or timer, etc., with a second value contained in a destination data register. Depending on the instruction - more than, less than, or equal - ,this will result in a further operation when the condition is met. For example, a temperature probe in a furnace returns an analog voltage representing the current internal temperature. This is converted in to a digital value by an analog - to - digital converter module on the PC, where it is read from input points by a data - transfer instruction and stored in data register D10. The process requires that if the temperature is less than 200 C , then the process must halt due to insufficient temperature.

If the temperature is greater than 200 C and less than 250 C , then the process operates at normal rate. If the temperature is between 250 and 280 C , than baking time is to be reduced to 3 minutes 25 seconds, and once temperature exceeds 280 C the process is to be suspended.

This the type of area where magnitude comparison can provide the necessary control, in conjunction with other circuitry to drive the plant equipment.

Other common applications include the checking of counter and timer values for action part - way through a counting sequence.

## 8.3-3 Addition and subtraction instructions

These instructions are used to alter the value of data held in data registers by a certain amount. This may be used simply to add / subtract an offset to an input value before it is processed by other instructions. For example, when two different sensors are passing values to the controller and one sensor signal has to be compared against the other, but is a fundamentally smaller signal with a narrower output swing. It may be possible to add an offset to the smaller signal to bring it up near to the level of the larger one, thus allowing comparison to take place. The alternative would be to use signal conditioning units to raise the sensor output before the PLC - an expensive option.

Other uses of + and - include the alteration of counter and timer presets by programmed increments when certain conditions occur.

## 9 - LADDER PROGRAM DEVELOPMENT

### 9.1 Software Design

When ladder programs are being developed to control simple actions or equipment, the amount of planning and actual design work for these short programs is minimal , mainly because there is no requirement to link with other actions or sections within the program. The ladder networks involved are small enough to be easily understood in terms of circuit representation and operation. In practice, of course, circuits are not limited to AND or OR gates, often involving mixed logic functions together with the many other programmable functions provided by modern programmable controllers.

When larger and more complex control operations have to be performed, it quickly becomes apparent that an informal and unstructured approach to software design will only result in programs that are difficult to understand, modify, troubleshoot and document. The originator of such software may posses an understanding of its
operation, but this knowledge is unlikely to remain after even a short period of time away from that system.

In terms of design methodology, than, ladder programming is no different from conventional computer programming. Thus, considerable attention must be given to :

* Task definition / specification
* Software design techniques
* Documentation
* Program testing


## 9.1-1 System functions

Most industrial control systems may be considered as a set of functional areas or
blocks, in order to aid the understanding of how the total system operates.

For example, each machine in a plant unit can be treated as a separate sub - process. Each machine process is then broken down in to blocks that may be described in terms of basic sequences and operations in the figure 10.1 illustrates this approach.

A functional block could for example, consist of all actions required to control a certain machine in the process.

$$
\text { Block } 1
$$

Block 2

Block 3

The division of programming tasks in to functional blocks is an important part of software design.

In logic programming, there are two different types of network that may be used to implement the function of a given block:

- Interlocks or combinational logic, where the output is purely dependent on the combination of the inputs at any instant in time.
- Sequential networks where the output is dependent not only on the actual inputs but on the sequence of the previous inputs and outputs.

(a)

Figure 9.1 (a) PC system design procedure

(b)

Figure 9.1 (b) Describing the functional structure of a process

Entry procedure


## Comment

Mode and function key
Symbol element execution icursor moves to next position)

Where the ladder symbol is the same as the one used previously, it need not be rekeyed

Output coil, cursor moves to next line

Parallel contact across $\times 2$

Parallel contact across X 2
Move cursor to next line

Parallel contact across previous contacts
Horizontal circuit links to point B
Vertical links up to point A, using cursor keys
Editing and writing code to RAM (compiled into logic instructions)

Figure 9.2 Graphic programming

### 9.2 Program Structure

At this stage in the investigation of design techniques, it is appropriate to discuss the layout and structure of PLC programs. It is sound practice to base any program layout on the general operating structure of all process - control systems. This means having definite sections dealing with operating modes, basic functions, process chain or sequence, signal outputs and status display, as indicated in Table 9.1.

## Table 9.1 Sections of a PLC program

Start
Operating modes and basic functions
starting (basic) position
Enabling / reset conditions
Process operation / sequence logic

Signal outputs

Status / indicator output

## Finish

## a- Operating modes

Basic position: The controlled equipment is likely to have a basic or normal position for example when all actuators are off and all limit switches are open. All these elements can be combined logically to signify and initialize a basic position, which may be programmed as a step in a sequential process.

Enabling / reset conditions: Most industrial processes have manual start and stop controls that may be incorporated in to the PLC program structure at this point. These would be included as enabling and reset contacts, having overall control of the PLC in terms of run or stop. There may also be a manual switch to enable the system outputs, which would allow the program to run without driving the physical outputs connected to the PLC a test function.

## b- Process operation / sequence

This is the main topic of this chapter, involving the design and programming of combinational and sequential networks as necessary. The resultant outputs do not normally drive actuators directly, but instead are used to operate intermediate marker relays.

## c- $\quad$ Signal output

Output signals to process actuators are formed by interlocking the resulting operation sequence outputs (markers) with any enabling conditions that exist in (a) above.

## d- Status / indicator outputs

Process status is often displayed using indicator lambs or alarms, etc. Such elements are programmed in this section of the software.

By adopting this systematic approach to program structure, we can create reliable, easily understood software, which will allow rapid fault location and result in short process down times. The program that are developed in this chapter deal mainly with the topic of process operation, but will be structured in this manner where possible.

### 9.3 Further Sequential Control Techniques

In many practical applications, a control system has to deal with a process sequence that requires the concurrent operation and control of more than one step. Also, steps in a sequence may require a time delay or event count as entry criteria for a succeeding step. To describe the different types of parallel operation, we use the conventions

In figure, actions B OR C are taken, depending on the result of test A2. Either action will allow entry to action D . In the figure shows the format for a process where
two actions A AND B are initialized once test A is true; also both tests B AND C must be true before progression to action D .

The equivalent function chart descriptions are illustrated. The number of parallel activities may be extended via the branching and converging rails. The chart in figure shows the tests that allow entry to steps B OR C , and also the individual tests or conditions that will allow resetting of the chosen step ( test n and m ). Notice the OR signs at each branch rail.

In figure the AND ing of steps is signified by the double connecting rails after test A and before test n . This means that all parallel steps (in this case B and C ) are set once state A is active and test A is fulfilled.

### 9.4 Limitation of Ladder Programming

1- Ladder programs are ideal for combinational / interlock tasks and simple sequential tasks. However, the lack of comment facilities on most small programmers makes interpretation of any program extremely difficult.

2 - When applied to complex sequential tasks, ladder programs become cumber some, difficult both to design and debug. This is mainly due to having to provide entry , hold and reset elements in every stage to ensure no sequence errors occur.

Several manufacturers are adopting a function block style of programming that semoves most of this complexity. This employs basic programming symbols that are closely related to the function chart symbols used for program design purposes, as used earlier in this chapter.

## 9.4-1 Advanced graphic programming languages

The facility for programming using functional blocks is currently available on a few larger programmable controllers, such as those from Siemens and Telemechanique. This approach uses graphic blocks to represent sections of circuitry related to a particular task or part of a process. Each function block is user programmed to contain a section of ladder circuitry required to carry out that function. The sequential operation of the control system is obtained by progression from one block to next, where a step is
entered only if it is entry conditions are fulfilled, in which case it becomes active and the previous step becomes inactive.

Thus, there is no need to reset the previous step - an important advantage over conventional ladder programming.

To examine or program the contents of each block the user would zoom in on the block in question. This windows in on the contents as shown, which are displayed on the programming panel. The necessary details are then entered in normal ladder format.

Provision for displaying simultaneous sequences is a further important feature of this programming methods, displaying the multi - tasking ability of PLC s in an easy - to follow manner.

## 9.4-2 Workstations

The traditional tool for programming PLC s is the small, hand - held panel which can provide only limited monitoring and editing facilities. Most manufacturers are now using personal computers as workstations on larger programmable controllers, in order to fully exploit these features, and those of graphic function blocks.

## 10-CHOOSING INSTALLATION AND COMMISSIONING OF PLC SYSTEM

### 10.1 Feasibility Study

Under certain circumstances an initial feasibility study may be suggested or warranted, prior to any decision on what solution will be adopted for a particular task. The feasibility study may be carried out either by in - house experts or by external consultants. Often an independent specialist is preferred, having few or no ties to specific vendor equipment.

The scope of such a study can vary enormously, from simply stating the feasibility of the proposal, through to a comprehensive case analysis with complete equipment
recommendations. Typically, though, a feasibility study of this nature encompasses several specific areas of investigation:
(a) economic feasibility, consisting of the evaluation of possible installation and development costs weighed against the ultimate income or benefits resulting from a developed system;
(b) technical feasibility, where the target process and equipment are studied in terms of function, performance and constraints that may relate to achieving an acceptable system;
(c) alternatives, with an investigation and evaluation of alternative approaches to the development of the acceptable system.

Area (a ), economic feasibility and worth, can only be addressed fully once the result of areas (b) and (c ) are available, with estimated castings, and direct / indirect benefits being considered. Area ( b ) is detailed in the following sections, with background information for area (a) usually being compiled through liaison with company personnel. The achievement of a complete technical proposal requires us to know what the present and future company needs are in terms of plant automation and desired information systems.

Once the control function has been accurately defined, a suitable programmable control system has to be chosen from the wide range available. Following the identification of a suitable PLC, work can begin on aspects of electrical hardware design and software design.

### 10.2 Design Procedure for PLC Systems

Because the programmable controller is based on standard modules, the majority of hardware and software design and implementation can be carried out independently of , but concurrently with, each other.

Developing the hardware and software in parallel brings advantages both in terms of saving time and of maintaining the most flexible an adaptable position regarding the eventual system function. This allows changes in the actual control functions through
software, until the final version is placed in the system memory and installed in the PLC.

An extremely important aspect of every design project is the documentation.

Accurate and up - to - date documentation of all phases of a project need to be fully documented and updated as the job progresses through to completion. This information will form part of the total system documentation, and can often be invaluable during later stages of commissioning and troubleshooting.

## 10.2-1 Choosing a programmable controller

There is a massive range of PLC systems available today, with new additions or replacement continually being produced with enhanced features of one type or another. Manufacturers quickly adopt advances in technology in order to improve the performance and market status of their products. However, irrespective of make, the majority of PLC s in each size range is very similar in terms of their control facilities. Where significant differences are to be found is in the programming methods and languages, together with differing standards of manufacturer support and backup. This latter point is often overlooked when choosing a suitable make of controller, but the value of good, reliable manufacturers assistance cannot be overstated, both for present and future control needs.

## 10.2-2 Size and type of PLC system

This may be decided in conjunction with the choice of manufacturer, on the basis that more than one make of machine can satisfy a particular application, but with the vast choice of equipment now available, the customer can usually obtain similar systems from several original equipment manufacturers (OEMs). Where the specification requires certain types of function or input / output, it can result in one system from a single manufacturer standing out as far superior or cost - effective than the competition, but this is rarely the case. Once the stage of deciding actual size of the PLC system is reached, there are several topics to be considered:

- Necessary input / output capacity;
- Types of I/O required;
- Size of memory required;
- Specd and power requircd of the CPU and instruction sct.

All this topics are to a large extent interdependent, with the memory size being directly tied to the amount of I / O as well as program size. As the I / O memory size rises, this takes longer to process and requires a more powerful, faster central processor if scan times are remain acceptable.

## 10.2-3 I / O requirements

The I / O sections of a PLC system must be able to contain sufficient modules to connect all signal and control lines for the process. These modules must conform to the basic system specifications as regards voltage levels, loading, etc.,

- The number and type of I / O points required per module;
- Isolation required between the controller and the target process;
- The need for high speed I/O, or remote I / O, or any other special facility;
- Future needs of the plant in terms of both expansion potential and installed spare I / O points;
- Power supply requirements of I / O points - is an on - board PSU needed to drive any transducer or actuators?

In certain cases there may be a need for signal conditioning modules to be included in the system, with obvious space demands on the main or remote racks. When the system is to be installed over a wide area, the use of a remote or decentralized form of I
O working can give significant economies in cabling the sensors and actuators to the PLC.

## 10.2-4 Memory and programming requirements

Depending on the type of programmable controller being considered, the system memory may be implemented on the same card as the CPU, or alternatively on
dedicated cards. This ladder method is the more adaptable, allowing memory size to be increased as necessary up to the system maximum, without a reciprocal change in CPU card.

As stated in the previous section, memory size is normally related to the amount of I/O points required in the system. The other factor that affects the amount of memory required is of course the control program that is to be installed. The exact size of any program camot be defined until of the software has been designed, encoded, installect and fested. However, it is possible to accurately estimate this size based on average program complexity. A control program with complex, lengthy interlocking or sequencing routines obviously requires more memory than one for a simple process. Program size is also related to the number of I/O points, since it must include instructions for reading from or writing to each point. Special functions are required for the control task may also require memory space in the unit PLC memory map to allow data transfer between cards. Finally additional space should be provided to allow for changes in the program, and for future expansion of the system.

There is often a choice of available memory type - RAM or EPROM. The RAM form is the most common, allowing straightforward and rapid program alterations both before and after the system is installed. RAM contents are made semi permanent by the provision of battery - backing on their power supply. RAM must always be used for I/ O and data functions, as these involve dynamic data.

EPROM memory can be employed for program storage only, and requires the use of a special EPROM eraser / programmer to alter the stored code. The use of EPROMS is ideal where identical programmable controllers nunning the same control several machines.

However, until a program has been a fully developed and tested, RAM storage should be used.

As mentioned in earlier chapters, microcomputers are commonly used as program development stations. The large amount of RAM and disk storage space provided in these machines allows the development and storage of many PLC programs, including related text and documentation. Programs can be transferred between the
microcomputer and the target PLC for testing and alteration. EPROM programming can also often be carried out via the microcomputer.

> Input/output memory +
> Control program memory +
> Special function tables
> +
> Space for changes and future expansion
(a)

(b)

Figure 10.1 (a) PLC memory requirements for different tasks.

## (b) Custom EPROM programmer for a Mitsubishi F series PLC

## 10.2-5 Instruction set / CPU

Whatever else is left undefined; any system to be considered must provide an instruction set that is adequate for the task. Regardless of size, all PLCs can handle logic control, sequencing, etc. Where differences start to emerge are in the areas of data
handling, special functions and communications. Larger programmable controllers tend to have more powerful instructions than smaller ones in these areas, but careful scrutiny of small / medium machines can often reveal the capability to perform specific functions at surprisingly good levels of performance.

In modular programmable controllers there may be a choice of CPU card, offering different levels of performance in terms of speed and functionality. As the number of $\mathrm{I} t$ O and function cards increases, the demands on the CPU also increase, since there are greater numbers of signals to process each cycle. This may require the use of a faster CPU card if scan time is not to suffer.

Following the selection of the precise units that will make up the programmable controller for a particular application, the software and hardware design functions can be carried out independently.

### 10.3 Installation

The hardware installation consists of building up to necessary racks and cubicles, then installing and connecting the cabling.

The cabinet that contains the programmable controller and associated sub - racks (see figure 10.2) must be adequate for the intended environment, as regards security safety band protection from the elements:

Security in the form of a robust, lockable cabinet;
Safety, by providing automatic cut - off facilities / alarms if the cabinet door is opened;

Protection from humid or corrosive atmospheres by installation of airtight seals on the cubicle. Further electrostatic shielding by ear thing the cubicle body.

For maintenance purposes, there must be easy access to the PLC racks for card inspection, changing etc. Main on / off and status indicators can be built in to the cabinet doors, and glass or Perspex windows fitted to allow visual checking of card status or relay / contactor operation.


Figure 10.2 Complete PLC installation and cabinet

### 10.4 Testing and Commissioning

Once the installation work is completed, the next step is to consider the testing and commissioning of the PLC system.

Commissioning comprises two basic stages:

1- Checking the cable connections between the PLC and the plant to be controlled.

2- Installing the completed control software and testing its operation on the target process.

The system interconnections must be thoroughly checked out to ensure all input / output devices are wired to the correct I / O points. In a conventional control system buzzing out the connections with suitable continuity test instruments would do this. With a programmable, however, the programming panel may be used to monitor the status of inputs points directly - this is long before the control software is installed, which will only be done after all hardware testing is satisfactorily completed. Before any hardware testing is started, a thorough test of all mains voltages, ear thing, etc., must be carried out.

With the programmer attached to the PLC, input points are monitored as the related transducer is operated, checking that the correct signal is received by the PLC. The same technique is used to test the various function cards installed in the system. For example, altering can check analog inputs the analog signal and observing a corresponding change in the data stored in the memory table.

In turn, the output devices can be forced by instructions from the programming panel, checking their connection and operation. The commissioning team must ensure that any operation or misoperation of plant actuators will not result in damage to plant or personnel.

Testing of some PLC functions at this stage is not always practical, such as for P円 loops and certain communications channel. These require a significant amount of configuring by software before they can be operated, and are preferably tested once the control software has been installed.

Some programmable controllers contain in - built diagnostic routines that can be used to check out the installed cards, giving error codes on a VDU or integral display screen. These diagnostics are run by commands from the programming panel, or from within a control program once the system is fully operational.

## 10.4-1 Software testing and simulation

The preceding sections have outlined the various stages in hardware design and implementation. Over the same period of time, the software to control the target process is developed, in parallel, for the chosen PLC system. These program modules 0should be tested and proved individually wherever possible, before being linked together to make up the complete applications program. It is highly desirable that any faults or error be removed before the program is installed in the host controller.

The time required to rectify faults can be more than doubled once the software is running in the host PLC.

Virtually all-programmable controllers, irrespective of size, contain elementary software - checking facilities. Typically these can scan through an installed program to check for incorrect labels. Double output coils etc. Listings of all I / O points used, counter / timer settings and other information is also provided. The resulting information is available on the programmer screen or as a printout in the figure 10.3. However, this form of testing is only of limited value, since there is no facility to check the operation of the resident program.

In terms of time and cost economies, an ideal method for testing program modules is to reproduce the control cycle by simulation, since this activity can be carried out in the design workshop without having the actually connect up to the physical process. Simulation of the process is done in a number of ways, depending on the size of process involved.

When the system is relatively small with only a handful of I / O channels, it is often possible to adequately simulate the process by using sets of switches connected up to the PLC as inputs, with outputs represented by connecting arrays of small lambs or relays in the figure 10.4. This allows inputs to be offered to a test - bed controller containing software under test, checking the action of the control program by noting the
operation and sequence of the output lambs or relays. By operating the input switches in specific sequences, it is possible to test sequence routines within a program. Where fast response times are involved, the tester should use the programming panel to force larger time intervals into the timers concerned, allowing that part of the circuit to be tested by the manual switch method.

Most I / O modules have LED indicators that show the status of the channels. These can be used instead of additional test actuators where digital outputs are concerned. Analog inputs can be simulated in part by using potential dividers suitably connected to the input channel, and corresponding analog outputs connected either to variable devices such as small motors or to a moving coil meter configured to measure voltage or current. Standard sets of input switches and output actuators are normally available from PLC manufacturers.

When the system is larger with input / output channels and longer, more complex programs, the simple form of simulation described above becomes inadequate. Many larger PLC systems are fitted an integral simulation unit that reads and writes information directly into the I/O memory, removing the need to connect external switches, etc. The simulator is controlled from an associated terminal, which can force changes in input status and record all changes in output status as the program runs, for later scrutiny by the test team.

The program monitoring facility provided with most programming terminals should be used in virtually all these proceedings, since it allows the dynamic checking of all elements in the program including preset and remaining values as the program cycles. In the figure 10.5 illustrates a monitoring display with status information shown on the bottom of the screen.

It is important to realize that the display on the programmer does not up date as rapidly as the control program is executing, due to the delays in transmitting the data across to the terminal.

Contacts and other elements that are operated for onty a few scans are unlikely to affect the display, but since a human observer could not detect this fast a change, this is not a significant disadvantage. To display all changes, the PLC should be run in single step mode.

The monitor display shows a select portion of the ladder program, using standard symbols to depict contacts, output and present functions. All elements within the display are dynamically monitored, indicating their status as shown in the figure 10.6


Figure 10.3 PLC printout of I/O static diagnostics information


Figure 10.4 Process simulation using switches and lambs


Figure 10.5 dynamic monitoring of program contacts using a graphic programming display


Figure 10.6 Symbols displayed in monitor mode

## 10.4-2Installing and running the user control program

Once the control software has been proved as far as possible by the above, methods on a test machine, the next step is to try out the program on the tested PLC hardware installation. Ideally each section of code should be downloaded and tested

Individually, allowing faults to be quickly localized if the plant misoperates during the program test. If this subdivided testing is not possible, another method is to include JUMP commands in the complete program to miss out all instructions except those in the section to be tested. As each section is proved, the program is amended to place the JUMP instructions so as to select the next section to be tested.

Where a programmable controller supports single - step operation, this can be used the examine individual program steps for correct sequencing. Again, the programming terminal shouid be utilized to monitor I / O status or any other area of interest during these tests, with continuous printouts if this is possible.

## Table of Symbol

| INSTRUCTION | LADDRR SEMBROL | SLMATIC S? |
| :---: | :---: | :---: |
| LOAD | HH | LD |
| AND | -15 | A |
| OR | HH, | 0 |
| NOT | $/$ | NOT |
| LOAD NOT | 111 | LDN |
| AND NOT | -11- | AN |
| OR NOT | 41 | ON |
| AND BLOCK |  | ALD |
| OR BLOCK |  | OLD |
| OUT | $-\mathrm{OH}-\mathrm{C}$ | $=$ |
| END | -(END)- | METD |

## Compare Byte Greater Than Or Equal Contact

## Symbel:



## Operands:

a1. n2 (unsigned bryc):

VB. TR QR MB. SNIB AC. Comsura ${ }^{*}$ VD. -AC

## Decriptien of eperutimas

The Compare Byte Gremer Thin or Equal Contact is clowed whea the brie velue stored at adtress al is greater than or equal to the brue rakue spored at adhess 12 . Power flows through the consuct when closed

## Cempare Byte Less Than Or Equal Contact

Symbot:


Operaets:

> nl. n2 (unsignod byre):

VB. IB. QB. MB. SMB. AC. Comsam. VD. *AC

## Dexeriptien of opernatioa:

The Compare Byte Less Then or Equal Consar is closed whon the bite value stored an sderess $n$ al is ber than or equal to the bite salme syorcd at adtress n 2 . Power flows through the copatser when clased.

## Compare lateger Equal Contact

Symbol:


## Operands:

## al. n2 (signed imeger mord)

VW. T.C.IW. QW. MW. SMW. AC. AIW. Constera. *VD *AC

Description of operation:
The Compare integer Equal Connea is closed when the sigped iateger word talue stored $3 x$ address of is equaf to the signod integer word value storad at address in? Power forws through ibe cornact intem chased
Compare Integer Greater Than Or Equal Contact

Syumbel:


Opermads:
nI. W2 (signed imeger word):
MW. T. C. IW. QW. MNV.
SAW. AC. ALW. Constant
*VD. *AC

## Dexertuition of operation:

The Couapare Ineger Gremer Than or Equal Contact is cioned when the signed innoger nord value sared at adtrex al is gremer than or cqual to the signed intoger word vabue stored at address n2. Power flows through dee consact nthen closed.

## Compare Integer Less Than Or Equal Ceotact

## Symbot:



## Operands:

$$
\text { al. } \mathrm{n}_{2} \text { (signed ineger nard): }
$$

VW. T. C.IW. QW. ANV. SNWW. AC. AIW. Consinnt. *VD. *AC

## Description of eperation:

The Compare Integor Lem Than or Equal Contect is closed when the siaped integor word vatue sored at address inl is less theo or equal to the signed incyer nord vime soced of adtress $\mathrm{n}^{2}$. Power fiows through the comace whea cloced

Compare Double Integer Equal Contact

Srmbal:

$n 2$
Operands:

$$
\begin{array}{ll}
\text { al. n2 (signed } & \text { VD. ID. QD. } \\
\text { ineper double spord): } & \text { MD. SMD. AC. } \\
& \text { HC. Constani. } \\
& \text { \#VD. AC }
\end{array}
$$

## Deacription of operation:

The Cormpare Dowble Itueger Less Than Or Equal Comane is closed when the doeble word value stored an address $n i$ is less than or equal to the double word value stored ax address n . . Ponver nows through the contact when closed

## Compare Real Equal Contact

Note: CPU 214 onlv.

Symbol:


## Operasds

$$
\begin{aligned}
& \text { n1. } 12 \text { (real): } \\
& \text { VD. } \mathbb{D}, \mathrm{QD}, \mathrm{MD} . S M D . A C \text {. } \\
& \text { HC. Constane *VD. *AC }
\end{aligned}
$$

## Descriptien of operation:

The Compare Real Equal Contact is closed when the real vatue stored ar address nl is aqual to the real value stored at address n2. Power flows through the cooxact when closed

## Compare Real Greater Than Or Equal Contact

Nowe: CPC $21 \$$ omply.

Syanbat:


## Operands:

al, $\mathbf{n} 2$ (Dword):
VD, ID, QD, MD, SMD, AC.

HC. Constant. *VD. *AC

## Deseriptiva of eperation:

Compare Real Greser Than Or Equal Contact is clased when the real velue stored at address $n$ is grever than or equal to the real value stored at address 12 . Power flows through the contad when closed

## Operands:

| nl. $n 2$ (signed | VD, ID, QD. |
| :--- | :--- |
| integer double uord): | MD, SMD.AC. |
|  | HC. ConstanL |
|  | VD. AC |

## Compare Real Less Than Or Equal Contact

Neta: CPC' I/t onls:

Symbol:


Operands:

$$
\begin{array}{ll}
\text { al, az (Dword) } & \text { VD. DD. QD. ND. } \\
& \text { SAD. AC. HC. Consmat. } \\
& \text { VD. }{ }^{\text {AC }}
\end{array}
$$

Description of operacion:
The Compare Real Less Than Or Equal Comact is closed when the renl value stored at address nl is leas than or equal to the read vilue stored ax address A2. Power flows through the coaract when clased
Invert Power Flow Contact
Syabol:


Operands:
(mone)

## Description of operadioa:

The NOT (Inver Power Flow) contact changes the stase of power Bow. If power fow seacties the Nor connct then it stops. When power flow does not rench the Nor constict it sources power flow.

## Positive Transition Contact

Symabal:
$\rightarrow 101$

## Opersads:

(nones)

## Decription of eperatiea:

The Positive Transition Consact allows poner to flow for one scan for each offro-an trasition

## Negative Transition Contact

Symbot:
$\longrightarrow \mathrm{I}$
Operands:
(nome)

## Descriptica of operation:

The Niegnive Trassition Contac allors power to flow for ane scan for each oa-co-off transition

## Ladder Contact Examples



When 10.1 or 23 iv an and 10.2 is on then umper OLI m furned on.

 untion


Wen V82 te grmer then or equ to Ves. then oupte CO3 ts turnd on


Whin Veit eques Yoe. then oupet 00.4 is tumed of (Ang: The NOT in rualin ces be used to arsw A Nor Equa conprown.)


When la, truribass from on to off.
 Whin 101 remelions from offo on. then co.s is kemed on for one scm.

(IND)

## High Speed Counter

Symbol:


## Operands:

$N$ (word):

CPU 212: 0
CPU 214:0.2

## Dexcriptioe of operation:

Whan the High-speed Counter (HSC) bar is enebled the stute of the HSC qpecial memory bits are examined. The HSC operation defined by the special memory bits is then invoked. The parmuster N specifies the High-speed Counter number.

## Pulse Output

Symbel:


Operruads:
$Q \times$ (word):
CPU 21: $0-1$

## Description of operation:

The Pulse Oupul (PRS) box examines the special memory bits for that pulse ouprex (Qo.x). The puise operaion defined by the special menory bits is theo invoked

## Ladder High-speed Operation Instruction Examples

## Network 1

On the first scan, the counter is enabled Initial direction is set to coumt up.
Start and resed inputs are set to active high. $4 \times$ mode is set.


Notwort 2 When 10.2 is on, the current value of HSC1 is cleared and its preser value bset to 50 .

Reaf-ime Clock Instruction
Examples

## Network 1

When 10.0 is on, the clock is read and the vilue is stored in the buffer, starting at VB400.


Network 2
When 10.1 is on, the yeas vatue (85) frem the first bye of VB400 is moved to ACO.


Aetwork 3
When 10.2 is on, the year value in ACD is incremented by 1.


Network 4
When 10.3 is on, the new year value (98) is stored in VB400.


## Notwork 5 <br> When 10.4 is on, the new year

 value is written to the clock.

Notwork 8 End of the main user program.


BCD to Integer
Symber:


Operands:
$\begin{array}{ll}\text { NN (word): } & \text { VW. T. C. IW, QW, MW. SMW. } \\ & \text { AC, AW. Constant }{ }^{\text {VDD }} \text { •AC } \\ \text { OUT (wond): } & \text { VW. T, C, IW. QW. MW. SMW. } \\ & \text { AC. VD. } A C\end{array}$

## Descriptioa of opernation:

The Coment $B C D$ to ineger ( $B C D$ _ 1 bax converts the $\operatorname{BCD}$ veloe (IN) wa in inegre value (OUT). If the inpar value contrins an iavalid BCD digit. the BCDMAN memery bit (SM1.6) is sed.

Integer to BCD
Symbol:


Opernade:
N (word):

OUT (nord):

VW. T. C.IW. QW. MW, SMW. AC. AIW. Constamt - VD. *AC

VW. T. C.IW. QW. MW. SMW, AC. *VD. *AC

## Description of operaion:

The Conver Imeger io BCD (I BCD) bex corvers the integer value (IN) to the BCD value (OUT). If the coaversion produces a BCD number greater then 9999, the BCDIBIN memory bit (SM1.6) is 3 .

## Integer Double Word to Real

Neve: CPU 314 ond
Symbel:


Operands:
IN (Dword):

OUT (Dword):
VD. D. CD, MD. SMD. AC. HC, Consane "VD. *AC

VD. D. QD, MD, SND, AC. VD. "AC

## Description of operation:

The latege Double Word to Real (Dt_REAL) instruction carvers a 32 -his signed imeger ( N ) into a 32 -hir real number (OUT).

## Truncate

Note CPE $21 t$ andy.

## Symbel:



## Operands:

| [N (Dword): | VD, ID. QD. MD. SMD. AC. HC Constana. YD. *AC |
| :---: | :---: |
| OUT (Dword): | VD. ID. QD. MD. SMD. AC. ${ }^{*}$ VD. |

## Descriptien of operation:

The Truncre (TRUNC) insuctica converts a 32. bit roil number (NN) invo a 32-bit sigred integer (OUT). Onty the whole mumber portion of the real number is coaverted (rovadito-zero).
Decode
Syabot:


## Operands:

$\mathbb{N}($ byte):

OUT (word):
VB. IB. QB. MB. SMB. AC. Consam *VD. *AC

VW. T. C. IW, QW. MW. SMW. $\mathrm{AC}, \mathrm{AQW},{ }^{\bullet} \mathrm{VD},{ }^{*} \mathrm{AC}$

## Description of operntion:

The Decode (DECOI bois sets the bit in the oupput word (OUT) than corresponds to the bit mumber represeried by the leas-significant nibtie (LSN) of the inpur byte (IN). All acher bits of the ouppas word are sat to 0 .

Encode
Symbol:


Operameds:
IN (word): VW. T. C.IW. QW. MW. SMW. AC. AIW. Corssant. *VD. AC

OUT (byte)

VB. IB. QB. MB. SMB. AC. *VD. AC

## Descriptioe of operntion:

The Entode (ENCO) bax writes the bix mamber (bin *) of the lesat-significux bir set of the ingut word ( $\mathbb{N}$ ) iswo the least-ignifican nibble (LSN) of the oupur bete (OUT).

## Segment

Symbol:


Operands:
IN (byta):
VB. IB. QB. MB. SMB.
AC. Constant. ${ }^{\text {VD }}$. AC
OUT (bye):
VB. IB, QB. MB. SMB. AC. *VD, *AC

## Description of operation:

The Segment (SEG) box genentes a bit patern (OU1) tha ilhminases the requents of a sevensegmens display. The illmoinated segments represent the character in the leasi-significan digis of the inpur byte (IN).

## ASCII to Hex

Syrubal:


LEN (byte):
VB. IB, QB. MB. SMB. $A C$. Cossam. ${ }^{\text {VD. }}$ •AC
$[\mathrm{N}$ (bure): VB, IB, QB. MB. SMR *VD. *AC

OUT (byte):

VB. IR. QB. MB. SMB. ${ }^{\text {VD }}$ *AC

## Descripion of operation:

The ASCII to HEX (ATH) box comvens the ASCII string of length LEN, sparting with the charecter IN, to heredecimal digits starting at the focmion OUT. The maximum leogit of the ASCII string is 253 chnrecters

Legal ASCII characters are the bexndecimal values 30-39. and 11-16. If an illegal ASCII chorncter is encoumered, the conversion is terminated. and the NOT_ASCI mewory bit (SM1.7) is sea.
Hex to ASCII
Symbot:


## Operands:

LEN (byse):
VB. IB. QB. MB SMB. AC
Comatare *VD, *AC
IN (byse):
VB, IB. QB, MB. SMB. *VD. *AC.
OUT (brte): VB. IB. QB. MB. SMB. *VD. ${ }^{*}$ AC

## Dexcription of eperation:

The HEX to ASCI (HTA) box connerts the berodecional digits ganing with the inpun byte $\mathbb{N}$, to an ASCI string searting as the location OUT. The number of heradocimal digies to be corverted is specified by leagit LEN. The maximom number of the teacidecimal digits that can be converted is 255.

## Ladder Conversion Instruction

 ExamplesNetwork 1 When 13.0 is on, the Binary
Coded Decimal value in WWO
is converted to an integer
value.


When 13.1 is on, 3 ks decoded and the corresponding bit of Who rs set


## Notwork 3

When 1.2 s on, the 3 -character ASCII sting stating whit the character an VE30 is converted to heredecimel diffs stating at VB40.


Notwork 4 When 13.3 is on , a bl pattern is generated at CSO then illuminates the segments of the character represented by VB48.


Network 5 End of the main user program.


HSC Definition
Symbol:


Opernads:
HSC (byte):
CPU 212:0
CPU 21: 0.2
MODE (byte):
CPU 212: 0
CPU 214: 0 (HSCO), 0-11 (HSCL-2)

## Dexcripice of operation:

When the High-speed Counter Definition (HDEF) box is enabled the referenced counter (HSC) is assigned a high-qped counter gp or MODE. Only one HDEF bax may be used per counter.

## Read Real Time Clock

Note: Real Time Cluck instructions are supporsed bo the CPC:14 only:

Srabol:


Operands:
T bures:
VB, $\mathbb{B}, \mathrm{QB}, \mathrm{MB}, \mathrm{SMB}$. VD. *AC

Description of operation:
The Read Real Tirre Clock (READ_RTC) box reand the currext time and dare from the clock and loads it in an \&-brite buffer (T).

Exapic Mewory Data Startias at VB400: READ_RTC (Clock is read)

| V8400 | 95 | Yoar |
| :---: | :---: | :---: |
| VB401 | 03 | Month |
| vB402 | 24 | Day Mour |
| V8403 | 08 |  |
| VB404 | 00 | Minute |
| VB405 | 00 | Second |
| VB406 | 00 |  |
| VB407 | 06 | Day of Wook |
|  | 4 M |  |
|  | 00:00 |  |
|  | riday |  |

Note:
The time of dey clock initializes the following date and ume after excended power ounges or memory mas been losx:

| Date: | $01-$ Jon- -90 |
| :--- | :--- |
| Time: | $00: 00 ; 00$ |
| Day of Week | Sundiny |

## Nete:

Do not use the READ_RTC / SET_RTC instructions in boch the main program aad in an intrerupa routine. If you do this and the dock inseruction is evecuring when the the inerrupt thm aiso execules the clock insturction occurs then the clock insenuction in the inverngep routine is not enecuted SM+S is then set indicuting that two simulaneous accesses to the clock were sterupred.

## Set Real Time Clock

Nots: Real Time Clock: inserucuishs are supporived by the CPC' 314 omlv.

Syambol:


Opersais:
$T$ (bute):
VB. IB. QB. MB. SMB. *VD. *AC

## Description of operation:

The See Real Time Clock (SET RTC) box writes the currext time and dues londed is an 8 -byte butier (D) to the ctock

Lreaple Memory Dati Starting at VB400:
SET_RTC (Now vatue is wititon to clock)

| v8400 | 96 | Year Month |
| :---: | :---: | :---: |
| $V 8401$ | 03 |  |
| v8402 | 24 | Day |
| V8403 | 08 | Hour |
| V8404 | 00 | Moute |
| V8405 | 00 | Second |
| VB406 | 00 |  |
| V8407 | 06 | Day of Week |
| 24-Mar-96 |  |  |
| 8:00:00 |  |  |
| Friday |  |  |

## Note:

The time of day cloct iniviatizes the foltoming dave and time after exuended power auages on memony has been loas:

| Date: | $01-130 \mathrm{n}-90$ |
| :--- | :--- |
| Time: | $00: 00: 00$ |
| Dey of Week | Sundry |

## Note:

Do nor use the READ_RTC / SET RTC inscructions in both the main program and in an intermpt routine. If you to this and the clock instruction is executing whten the the incerrupt that also exeanes the clock insuruction ocours. then the clock instruction in the internup routine is not execured SM4. 5 is then ser indicating that two simulaneous accesses to the clock were autimpled
lnvert Word
Symbol:


## Opereadr:

IN (mond):

OUT (mond):

## Ladder Logical Operations Examples

Nework 1 Every scan, AND WW100 and WW200 together and store the result in XWZ20. Also, OR YW3CO and VW400 together and store the result in WW500.


Network 2 When 10.0 is on, "XOR' ACt and ACO together and store the resull in ACO.


Whewotk 3 When 10.1 trunctions from onl to an, invert ACO (ones complerment) and more A in ACO.


Nowork 4
End of main user program.


## Enable Interrupts

Syabol:


Operands:
(none)
Description:
The Entble Interrups (ENI) coil globally enables processing of all anached interrupt events.
Disable Interrupts
Symabol:


## Operapds:

mone)

## Bereription:

The Dismble Interrapes (DISI) coil giobaily disables procesting of all interrupt events.
Retarn from Interrupts
Symbol:


Conditional Return from Interrapta


Unconditiveal Retarn frow
theerrupts
Operaeds:
(nonei

## Description:

The Conditional Return from Lnterrupts (RETI) coil recurns from an interrupt based upon the candition of the preceding logic.

The Unconditional Retum from latemups (RETI) coil ruast be used to terminnue each interrapr routine.

## Network Read

Nown CPU 314 onty.

## Syambol:



Operands:
TABLE: $\quad$ VB. MB, *VD. *AC
PORT: Couscma
(CPU 214: 0)

## Description of aperation:

The Nerwork Read (NETR) instruction iailiates a commanication operation to gether data from a remore derice through the spocified port (PORT). as derined in the description trible (TABLE).

You can use the NETR instruction to read up to 16 bytes of informetion frowe a remose station, and use the NETW instruction to write up to 16 bytes of information to a remote station. A maximum of cight NETR and NETW instructions may be activated it any one thas. For emunple. you con have four NETR and forr NETW insuructions or two NETR and six NETW instructions.

## Network Write

Note: CPC' 214 only:
Symbel:


Operands:
TABLE: VB.MB. *DD. AC

## PORT:

## Consmat

(CPU 214: 0)

## Descriptiea of operatipa:

The Nework Write (NETV) insunction initisues is cumrumication operation to write data to a remote device through the specified port (PORT). as defined in the description table (TABLE).

You can use the NETR instruction to read up to 16 bytes of information from a remore station. and use the NETV instruction to write up to 16 betes of information to a respore station. A maximum of eghe NETR and NETW instruciors marr be activited at 2 my one time. For exapuple. yop can have four NETR and four NETW instnacions. or mo NETR and six NETW iastructions.

## Transmit

Srubal:
EH REX

Operzads:
TABLE Ibytc):

## MORT (byte)

VB. IB. QB. MB. SMB. *DD. *AC

Dexcriprion of operation:
The Transmit (.Xivt box invokes the unansmission of the chata buffer (TABLE) The firse entry in the dara buffer specifics the number of butes to bo transmiticd PORT specifies the comumaraiton port to be used for transmission a muse ainans be

## Data Sharing with Interrupt Events

Because internupt events are asynchronous to the main ser-progrom they can occm at any poise during execution of the main nser-program. When the maia progiom and an insermpl rousine share dent. yon mance understand the nonure of the problems that can arise and how to avoid such probiems.

Data-sharisg problems can occur in simation Where a sequence of operatious are performed in the main program on data stored in a mernory location shared by the main program and an interrapt routine. If an intermediste result is stored is the shared menory bocotion thes an internupx event occurning before the sequence is complete will cause the internupt rowine to be executed with imalid data. or it will corruph an internediate value in the main program.

The situations described above apply whecher you write your programs in STl or LAD. If you write your progrmas in LAD. you should atso be auare thus many LAD instuctions produce a sequence of STL. instructions. If the LAD instruction is locited in the main program and is operating on data stored in a shared memory location an interrupt evese cal occur between the execution of the STL instructions abering insemmatiate values and making it appear that the LAD instruction execured incorrecth: For rechaiques to avoid probiens with data sharing see Porgramming Tecpnigucs for Dan Shring

## Programming Techniques for Data Sharing

The followizg programing kectaiquas should be followed to $2 x$ oid problems with data staring between your man program and interrupt routhes. These techniques eiber restrict the way accoss is made to shared memory locations. or ithey malice insunucion sequences using shared nuemon: locuions unimiterrupuible. The approprate technique depends upon the size of the dala being shared (simple ciements such as a brice. word or double-nord variabte or compler elcmients such as multipic varinbles) and the programming tanguage (STI. or LADi.

If the shared dare is a single butc. "ord. or doubie"ord varistole and your program is wriuen in STL. den inake sure that intermediste or temporary ralues are thot staned ia shared nuemory lezations.
79 A shared boczaion should te scoessed in the maun program only as the initial sousce value or the final destination value in a sconence of operations

If the shered dan is a singie byar noud or doublenord sariable and your program is minter in LAD. then scoser shard meary loctions using a Move instuction. if the main propraia performas one or
 eremup routise the Move insuraction russ be sood to move the tha value froa the stared mexory loenion 10 a man-siered meesory locrion of of scournulear. If the min program
 wo provide a vabe to al inemap ratime ithea the las opertion mais be a More isstration the
 dered menory loccion to the shared mennory bestion Other insernctions is the sequence mas sandirectly 10 eses the shaed meanary locxico

It the sharrod dara is cocoposed of retmed brica
 for eomple the presure and besparane of a gss
 astracions DINI and EMR, mana be wed lo conerol imerapt ratime ereation. At the poin in your min program (STL or LAD) where opritions on mand memory loctioses are io begin inerups
 boctions are complece. internips amis be re enbied Daring the liac that iterraps are
 ucen inved wemary bocriones.

## Interrupt Event Priority Table

| Inerrup Descripion |  | 15 |  |
| :---: | :---: | :---: | :---: |
| (By eruep priewty) | Event | Groms | cod |
|  | * | Priouty | CPU |


| Coman (lighex Priarity) |  |  |  |
| :---: | :---: | :---: | :---: |
| Receive interap | 8 | 0 | $Y$ |
| Trasmit couples incerrop | 9 | 0 | $Y$ |

Diserten (Midide Prierity)

Rising ade 10.121

Rising ate $10.2+2$
Risingedice 10.36
Faling ofe $10.0 \times 1$
Fruing edee 10.1 3
Falling edece 0.2 5 6
Falline cies 10.377
HSCOCVEVM 12 0
(ciseras vafin - preser value)
HSCL CVAPY 138
(carrest value - preser valive)
HSCl direcion inptanged it 9
HSCl evenal rese 1510
HSCI CV $V$ PV $\quad 16 \quad$ II
(ctrrant valime a preser vaise)
HSCI diection inpar changad $17 \quad 12$
HSCl ecemel rexe is 13
PLSO prise covial complete 19 is
namal
PLSI puise coum coupplete 2015
interap
Theed (Lemas Prierity)
Timed insaript 0 0 10
Tiunedintenge ! II I

- Since canmmaxicstion is inherexuly haifdomplac: boch trasmit and racive ne the mpe priority.
-If crea L2 (HSCO CV-PN) is amocted io an wempl, then mither neal 0 mor ocex I can be atached tointeruple Likenise if either eveal 000 1 is aturced to an incringe then even 12 cman be athacted io an intange


## Ladder Interrupt / Communication Instruction Examples



Nonork 2
When 10.0 and Simk. 5 an both on, the messege in the tuftor (pointed to by VDIOO) is transeritied. StM. 5 is on when the transmitioer ts itie.


Henct 3
Assion receive tobernyt event 8 to internpe soctine 0 , and oneto the routine.


## Altionk 4 End of main ladorer program.

Aevorks Segin incomver routine 0


## Network 6 Compere received aturecter in specie. memory byeo 8NB2 with copptas lemer " $A$ " If charecter is " $A$ ', 00.1 is ses.



Nenork 7
Retum from interupt to main progrem.


## Hortrontal Lines

In boder logic, martaneal limes reprowem wits comecting elemems in series.

All lines in a mennak arat be consected to vilid ciements.
All metwordo mast lerminate in a ceil or a box.
Vertical Lines
In hader logic, vertical limes ropreseat wires connectios oo pended brucies.

All lines in a metwod mass be counected to valid clemens.
All metworks nomat ternimate is a coil or a box.

## AND Word

Symbol:


Operamb:
NI. $\mathbb{N} 2$ (word):

OUT (mord):

VW. T. C. JW. QW. MW. SMIV. AC. AIW. Constant. *VD. *AC

VW. T. C. IW. QW. MW. SMW. AC. *VD. *AC

Deacription of eperation:
The AND Word (WAND_W) box ANDs the corregponding tits of the input nords $\operatorname{INI}$ and IN2 and loeds the result (OUT) in a mord.

## Nute:

When IN1 $\neq$ OUT and IN2 $\neq$ OUT:

- If IN2 and OUT axe direci-addressed aperands and if OUT comains one of the bytes of $\mathbf{N 2}$. then the insuruction is insulid
- If IN2 is min indirect address and CXT is a direct aderess coseaining one of the bytes of the indirear adtress poinser. then the inetruction is invalid.


## AND Double Word

Symber:

| EN |  |
| :---: | :---: |
| IN1 |  |
| IN2 | OUF |

## Operands:

| IN1. IN2 (Dword): | V |
| :---: | :---: |
|  | HC. Constant. ${ }^{\text {VD }}$ *AC |
| OUT (Dword): | VD, ID. QD, MD, SMD. AC. *VD *AC |

Description of operntion:
The AND Double Word (WAND_DW) bax ANDs the conresponding hiss of the input double wonds

INI and IN2. and loads the resull (OUT) in a docble nord

## Note:

When $\mathbb{N I}=$ OUT and $\mathbb{N} 2=$ OUT:

- If IN2 and OUT are direct-addressed operancis. and if OUT contains cone of the bites of IN2. then the instruction is iavalid.
- If NN2 is an indirece address and OUT is a direct addess comminigg one of the bytes of the indirect adtress poinuer. then the instruction is invalid


## OR Word

Syabol:


Operands:
IN1. IN2 (word): VW, T, C. IW. QW. MW. SMW. AC, AIW, Consem *VD. *AC

OUT (word): VW, T. C. IW. QW, MW. SMW. AC. *VD. AC

## Deacription of operadion:

The OR Ward (WOR_W) bax ORs the corresponding bies of the input words IN1 and IN2. and loeds the recult (OUT) in a word.

## Noxe:

When $\operatorname{INI} \neq$ OUT and $\mathrm{NN}_{2} \neq$ OUT:

- IfIN2 and OUT are direct-adidressed operands. and if OUT commins one of the brtes of IN2. then the insuruction is invadid.
- If IN2 is an indirect adtress and OUT is a direct address compaining one of the bytes of the indirea adtress poinier, then the insunction is invalid.


## OR Doable Word

Symbat:


Opernads:
N1. IN2 (Droen): VD. ID. ©D. MD. SND. AC.
HC. Constant VD. ${ }^{\text {AC }}$
OUT (Dword): VD. D, QD. MD. SND, AC. "VD. "AC

## Dexcripion of epernation:

The OR Double Woid (WOR_DW) bax ORt the contepronding bits of the inpuid duble wouds DNI and DR2 and loeds the resed (OUT) in a dewide merd

## Note:

When $\mathbb{N} 1 \neq$ OUT and $\mathbb{N} 2=$ OUT:

- UDR zad OUT are direce-adressed qperinds. and if OUT comenins one of the bries of $\operatorname{DN}$. then the insuraction is ivatid.
- IS DN is ma incirat adrese and CUT is a difeer address contrining ane of the tries of the indirea addeses poister. then the incruction is invalid


## XOR Word

Sy med:


Operndes:
NI. INZ (word:

OUT (wond):

## Descripion of operation:

The Exclusive OR Word (WXOR_IV) tox KOIs the correposting bise of the inpar mords $\mathbb{N} 1$ and WN2 and laeds the reanl (OUT) in a word

## Noce:

When $\mathbb{N N}_{1} \neq$ OUT and $\mathbb{N} 2=$ OUT:

- If DN2 and OUT are directindtrewed operande and if OUT chanims one of the bras of IN2. then the instruction is iurvalid
- If $\mathbb{N 2}$ is an indirect adiess and OUT is a direce adtes cousciuize ceae of the brtas of the inctirea inderes painer. then the inennction is inndid


## XOR Doable Word

Symbet:


## Opernande:



$$
\text { Conerate } V D
$$

OUT (Dword): VD, D, QD, MD, SND, AC, ${ }^{\text {WD }}$. *AC

## Descripitas of operaiva:

The Exclasive OR Dodile Word (WXOR DW) box XOlis the correppoding bits of the impat couble worts DNI and INQ, and londs the resinh (OUT) ia a deuble word

## Neter

When $\mathbb{N Y}$ न OUT and $\mathbb{N} 2$ \# OUT:
 and if CUT comeliss ase of the byre of $\mathbb{N} 2$. then the instruction is isvalid

- UNX is an indirect adtesas and OUT is a direct addess comeining oue of the byte of the indirea adires printer. then the inanuction is imvelid.


## Notwork 3

When 0.1 is on, the Pulse Train Output control byter is set up, and the PTO cperation is invoked: cycte time 500 ms . pulse count 4, PLS O $\rightarrow \infty .0$


## Attach Interrupts

Symbol:


Operads:
INT (byte):
CPU 2:2: 0-31
CPU 214:0-127
EVENT (byte):

## Descripion of operation:

The Allach Intermpes (ATCH) box ascocinates an infermpl creat (EVENT) with an interrup roudine number (INT). and ennbies the insernupl event.

Detach Interrupts

## Symbol:



## Operande:

EVENT (byte):
CPU 212: 0.1.8-10. 12
CPO 214: 0-20

## Description of operation:

The Deach Interrups (DTCH) bax dispseocintes an internpt evem (EVENT) from all imerrup routines, and disahies the interrupt event.
Interrupt Routine

## Symbel:



Operaveds:
a (mord):

> CP( 212:0.31

CPU 214: 0-127

## Descripsion of eperation:

The Interrup R Roatine (INT) label marks the beginaing of the interrup routine (a). The maximom number of intermpts supporied by the CPU 212 is 32 . and by the CPU 214, 128

## Add Integer

Symbot:
$\begin{cases}\text { INS } & \\ \text { IDO_I } \\ \text { IN2 OUX }\end{cases}$

## Opermeds:

EN1. M2 (word):

OUT (woru):

VW. T. C.IW. QW. MW. SMW. AC, AWW. Coestani. *VD. AC

VW, T. C.IW. QW. MW. SMW. AC. *VD. *AC

## Dexcription of operative:

The Add langer (ADO_1) box adts two $16-\mathrm{bit}$ integers (IN1. IN(2), and produces a 16 bit resoil (OUT), as is shown in the eqpation:
$\mathrm{NL}+\mathbf{N Q}=\mathbf{O U T}$

## Nowe

When $\mathbb{N} 1$ * OUT and $\operatorname{NN} 2 \neq$ OUT:
 mod if OUT comelas one of the bytes of aN2. then the inernction is irmolid

- If IN2 is an indirect address and OUT is a cirect address comminiog one of the bytes of the indirect athess poiser. then the inaruction is anvelid.
Add Doable Integer
Symbol:



## Operanels:

> INI, $\mathbb{N Q} 2$ (Dword): $\quad$ VD, $\mathbb{D}, \mathbb{Q}, \mathrm{MD}, S M D, A C$. HC. Consimil *VD. *AC
> OUT (Dward):
> VD. DD. QD. MD. SMD, AC. *D. *AC

## Descriptiva of aperstion:

The Add Double Imeger (ADD_Dt) bax adds two 32 bit inteyes (NN. ©N2), and produces a 32 hit scsulh (OUT). as is shown in the equation:
$\mathrm{N} \mathbf{N}+\mathrm{N} \mathbf{N}=\mathbf{O U S}$
Nate:
When $\mathbb{N 1} \neq \mathrm{OUT}$ and $\mathrm{N} 2 \neq \mathrm{OUT}$ :

- If INZ and OUT are direct-addreseed operands. and if OUT contigiss ane of the butes of DNZ then the iparuction is invelid
- If DN2 is as incireat addres asd OUT is a direa adtress contioning one of the brtes of the indirect addess poiner. then the isstruction is invelid.


## Add Real

Nate CPL' 31/ onty.

## Symath:



## Operande:

| WN1, IN2 (Dword): | VD, ID, QD, MD, SMD. AC. HC. Construm ${ }^{*}$ VD. ${ }^{*}$ AC |
| :---: | :---: |
| OUT (Dword): | VD. ID. OD. SND |

## Deseripition of eperntios:

The Add Real (ADO_R) box adds swo 32-bit real menobers (INI. MN2), and protroces a 32 bit reol mamber reail (CUI), as is shown ia the equatioa:
$\mathrm{N} 1+\mathrm{N} \mathbf{N}=\mathrm{OUT}$

## Note:

When $\mathbb{N} 1 \neq$ OUT and $\mathbb{N} 2 \neq$ CUT:

- If IN2 aod OUT are direct-adidrased operancs. and if OUT comaias one of the bytes of DN2. then the insuruction is invalid.
- If EN2 is an indireca addeas and OUT is a direct adreas comoiniag one of the bites of the indirat addeuss poister. thea the instruction is analiod


## Subtract Integer

Symbel:


## Opernads:

INI. ${ }^{[N 2}$ (word):

OUT (ward).
VW. T. C.IW. OW. MW. SMW. AC. AW. Consera - VD. *AC

VW. T. C. IW. OW, MW. SNW. AC. ${ }^{\text {VDD, *AC }}$

## Decripice af eperntiva:

The Suberact Imeger (SUB_D box suberass two 16 -故 integers (IN1, N2), and produces a 16 -bit reath (OUT). as is shown is ite equation:
NI $-\mathbb{N} \mathbf{N}=\mathbf{O U T}$
Nove:
Whes $\operatorname{NN} 1=$ OUT and $\mathrm{NN}_{2}=$ OUT:

- If IN2 and OUT are direct-adidemed operadk. and if OUT comins one of the brose of IN2. than the instruction is invalid.
- If N 2 is an indigect addres and OUT is a direm adress coperining one of the byyes of the indirect address poiner. thea the iestrucion is invalid.

Subtract Double lateger

## Symbol:



## Operaeds:

INI, IN2 (Dword): VD. 1D. OD. MD, SMD.
AC. BC. Comene *VD. AC
OUT (Dword):
VD, DD. CD. MD. SND. AC. -VD. *AC

## Dexcripion of mernaion:

The Subturat Dondic Lateger (SUB_DI) box sebernces two 32 -hit inegers (INI. IN2). and prodeces a 32 -bit revult (OUT). as is shown in the equation:

NI - DN2 = OUT

## Nete:

When $\operatorname{NI}=$ OUT $\operatorname{sad} \mathrm{N} I=$ OUT:

- IIN2 and OUT are direcer-didioved operancts. and if OUT cuntrims ose of be bytes of IN2. then the inaruction is iovalid.
- If N2 is an indirect odtress and OUT as a dired adtress comesining are of the byres of the indira addras paister. then the instruction is invalid.


## Subtract Real

Nune CPC 2Jdowh.
Symbal:


## Operands:

NN1, $\mathbb{N 2}$ (Dward): VD, ID, QD. MD, SMD. AC. HC, Contrat *VD. *AC

OUT (Dword): VD. ID. QD. SMD, AC. ${ }^{\text {VD }}$, $A C$

## Deseription of epernaioa:

The Sutruce Real (SUB_R) box subtracts two 32bat
 seod mander reank (OUT) as is shown in the equation:
$\mathrm{N} \mathbf{N}-\mathbb{N} \mathbf{N}=\mathbf{O U T}$

## Note:

When $N \mathbb{N}:$ OUT and $N 2 \neq$ OUT.

- If IN2 and OUT are direct-edtresed apariadk. and if OUT cascrins ore of the byes of $\mathbb{N} 2$. thes the issurction is invalid.
- Ir $N Z$ is an indirect address and OUT is a direa adderse containing oee of the bytes of the indirea adtress primer. then the inseruction is inadid.



## Move Byte

Symbel:


Operates:

| DN (oyre): | VB, IB. QR MB. SMR AC. Consume *VD. AC |
| :---: | :---: |
| OUT (bye): | VB. IR QR MB. SAMR AC *VD. AC |

## Descripition of eporation:

The Move Bye (MOV_B) box mores the inpit byte (IN) to the oupret bres (OUI). The input bite is sol akered by the move.

Move Word

## Syabol:



Opernade:
$\mathbb{N}$ (ward):

OUT (wond):

VW. T. C, IW, QW. MW, SMW. AC AWW. Coostm, - VD, *AC

VW. T. C. IW. QW. MW. SMW, AC, AQW, *VD. *AC

## Descripition of operation:

The Mave Word (MOV_W) box moves the inppu ward (IN) wo the ouppar wood (OUT). The iuput word is not altered by the move.

Move Double Word
Symbat:


Operands:

| IN (Dword): | VD. ID. QD. MD. SMD. AC. HC. Comseril ${ }^{*}$ VD. *AC. EVB. AB. 2QR \$MB. \$T. \&C |
| :---: | :---: |
| OUT (Dword): | $\begin{aligned} & \text { VD, ID, QD. MD, SMD. AC. } V D . \\ & =A C \end{aligned}$ |

## Descripien of opermiem:

The Move Dowble Word MEOV DW) tor moves the impat double word (DN) to the outpit dorible word (OUS). The inpar double word is noo alvered by the more.

## Move Real

Note: CPL' 2J $\begin{aligned} & \text { onht: }\end{aligned}$
Symbel:


Opersade:
IN (Dword): $\quad V D, \mathbb{D}, \mathbf{Q D}, \mathrm{MD}, \mathrm{SMD}, \mathrm{AC}, \mathcal{H C}$.
Constan *VD. *AC
OUT (Dword): VD. ID. QD. MD. SMD. AC. ${ }^{\text {V }}$ VD.
*AC

## Dexcription of eperation:

The Move Real (MOV R) box mores a 32 til red inpuin dorite word ( IN ) to the anput double word (OUT). The inpul drate word is mol albered by the move.

| Block Move B |
| :---: |
| Syabel: |
| 830 |
|  |  |
|  |
|  |

Operadre
$\mathbb{N}$ (byte):
VB. IB, QB MB. SMB "VD. *AC
OUT (oyte):
$N$ (fyct):

Swap
Symbol:


Opermale:
$\mathbb{N}$ (word): $\quad V W, T, C, I W, Q W, M W, S M W$. AC. VD. *AC

## Descripeten of opersition:

The Swap Byte box exchungex the mot-simmificunt bre with the leat-ignificuat bye of the wand (II).

## Shift Right Word



## Opernade:

IN (mocel):
$N$ (0ys):

OUT (mond):
VW, T, C. IW, QW, MW, SMW. AC, ATW. Constans ${ }^{\circ}$ VD, ${ }^{\text {AC }}$ VB, IB, QB. MB. SNB, AC. Consme *VD. *AC
VW, T. C, IW, QW, MW, SMW. AC. *VD, *AC

## Deserfopion of epernition:

The Shin Righe Woed (SHR_W) bax shints the ward value (IN) right by the shits coume (N) and londs the roould is the ouppil word (OUT).

$$
\begin{aligned}
& \text { SMI.0 (zerol } \\
& \text { SMI.1 (overlow) } \\
& =1 \text { if OUT }-0 \\
& =0
\end{aligned}
$$

## Neve:

Whea in $\neq$ CUT:
 and if OUT contains N . thea tre insarrection is imsalid.

- UN is an indirec adress and OUT is a direa adtres comaining ane of the bytes of the indicea addins poinea, them the inetruction is imatio.
- If $N$ and CUTT are indirea addeses pointers and the pointers are coprat, thea the inaruction is invalid


Opermads:
$\mathbb{N}$ (mord);

N (bycte:

OUT (word):

VW. T. C. IW. QW. MW.
SMW. AC, AW. Constant
${ }^{*}$ VD. *AC
VB, 且 QB. MB. SMB. AC. Consam * ${ }^{*}$ V. *AC

VW, T. C.IW, QW.MW. SNW, AC. . $\mathrm{VD},{ }^{*}$ AC

## Dexcripten of operation:

The Shift Left Word (SHR_W) bor stiths the word satpe ( $\mathbb{I}$ ) leat by the sitid couns ( $M$, and loads the reant in the ouppur ward (OUT).

| SM1.0 (zero) | -1 if OUT $=0$ |
| :--- | :--- |
| SM1.1 (overliow) | -1 if lose bit shifted our |
| $=0$ |  |

## Nete:

When $\mathbb{N}$ : OUT:

- EN und OUT are drectraddresped operanda and if OUT coatrinss N . then the instruction is inulid
- IfN is an indirea eddeess and OUT is a direct adreses comaining one of the bytes of the indirear address poimer, thea the instrection is invatid.
- If N and OUT are indirect adteress poimers and the pointers are equat, then de instruction is invalid.


## Shift Left Double Word

## Symbol:



Opernads:
$\mathbb{N}$ (Dword): $\quad$ VD. D. QD. MD. SMD. AC. WC. Constant *VD. *AC

N (byre):
VB. IB. QB. MB. SNB. AC. Cosstant. *VD. *AC

OUT (Dword):

VD. $\mathbb{D}, Q D . M D . S M D . A C .{ }^{*} V D$. - AC

## Deacription of operution:

The Shit Let Double Word (SHR_DW) box shits the dorible woad value (IN) cet by the shitt coums (N) and loads be resuth in the curpax double wored (OUT).

$$
\begin{array}{ll}
\text { SMI. } 10 \text { (zero) } & =1 \text { if OUT }=0 \\
\text { SM1.I (overflow) } & =1 \text { if lesc bit shifted oux } \\
=0
\end{array}
$$

## Note:

Whe $\mathbb{N} \neq$ OUT:

- If N and OUT are direct-eddressed operand. and if OUT cocenims N , ther the instruction is invelid
- If N is at indirea adtress and OUT is a direct adtess comaining one of the byres of the indirect address poisver. thea the instrection is invelid.
- If $N$ and OUT are indirect adderss poimers and the poimerss are equal. then the instruction is invalid

Shift Right Double Word
Symbot:


Openuds:
$\mathbb{N}$ (Dword):
$N$ (bate):

OUT (Diora):

VD. ID. CD. MD. SMD. AC. HC, Consmat ${ }^{*}$ VD. "AC

VB. IB. QB, MB. SMB. $A C$ Coseran ${ }^{*} \mathrm{VD} . * A C$

VD. D. ©D, MD. SAD. AC. ${ }^{*} \mathrm{D} .{ }^{*} \mathrm{AC}$

## Descri申tion of operation:

The Shit Right Double Word (SHR_DW) box stitas de double voord vathe ( $\mathbb{N}$ ) right by the shift
 nod (OUT).

| SMI. 0 (2m0) | $=1$ if OUT $=0$ |
| :---: | :---: |
| SMI.1 ( (0verioni) | $=1$ if has bin shifed ores |
| - 0 |  |

## Nowe:

When $\mathbb{N}=$ OUT:

- If $N$ and OUT are direct-adtressed aperando and if OUT contains N , then the issuruaina is inalid.
- IIN is an modirect adess and OUT is a direct aditress camaining one of the brites of the indiece adders pointar. then the isenercion is invalid
- If N and OUT are indirect adires poinuers and the poineces are equal then the inssrucion is imalid


## Rotate Right Word

Symanot


## Operands:

IN (morl): $\quad$ VW, T. C. IN. QW, MW. SMW. AC. AWW. Constanc. ${ }^{*}$ VD. ${ }^{*}$ AC
$N$ (fora):

OUT (mard): Constrin *V. *AC

VW, T. C. IW. QW. MW. SMW. AC. *VD. *AC

## Description of operation:

The Rove Righe Word (ROR W) box rockues the poord value (IN) aighe by the shilt couse (N) and loads the rexith in the ouppat word (OUT).

SM1.0 (zero) $\quad=1$ if OUT $=0$
SMI. 1 (overfore) $=1$ if has bie rowted $=0$
Note:
When $\mathbb{N}=$ OUT:

- If $N$ and OUT ase drect-adteresed operands, and if OUT connaiss $N$, thea the insunction is invelided
- IfN is an indirect adtres and OUT is a direct adhers comerining one of the brees of the indircen addees pointer. then the insarnction is imralid
- If N and OUT are indicect addrus poiners and the pointers are equal then the instraction is invalid


## Shift Register Bit

Symator:


Operands:
DATA. S_BIT (bit): L Q.M.SMLT.C. V
N (byte):
VB, IB. QB. MB, SMB. AC.
Constan. *VD. *AC

## Dexcription of operation:

The Shift Register Bit (SHRB) instruction shifls the valoe of DATA into the shill regiser. S_BII specifies the teast-significant bit of the stuit register. N specifies the leagith of the shift regiser and the direction of the shif (strit plus $=$ N. shif munus $=-\mathrm{N}$ ).
Fill Memory
Symabol:
$\begin{cases}\text { IN } & \\ I N & \\ N & \text { OUT }\end{cases}$

## Operands:

IN (Mord):

OUT (uord):

N (brue):

VW. T. C.IW. QW. MW. SMW, ATW. COnstrant ${ }^{\text {VD }}$ D. -AC
VW. T. C. IW. QW. MW. SMW, AQW, *VD. *AC

VB. IB. QB. AB SMB. AC. Constane VD. *AC

## Description of operadion:

The Fill Memory Box (FILL_N) Filts the memory starting ${ }^{2}$ the outpit mord (OUT) with the word inpur pollem ( $\mathbb{N}$ ) for the raumber of nords specified bo $N$. $N$ has a range of 1 to 255 .

Move / Shift / Rotate / Fill Examples

Network 1 When 10.0 and 10.1 are on then move velvu io ALU, 8 no swap the most significant byte (MS8) of VWO with the LSB of VWO.


Netroat ? When 10.2 is on then move VB20-VB23 toVB100-VB103.


Nerwark 3
When 10.3 is on then fill W200-VW218 with O's.



## Set Immediate Coil

## Symbel:



## Operands:

S_BIT (bit):

N (bye):
$Q$
18. QB. MB. SMB. VB. AC. Consam *VD. *AC

## Deseripion of operation:

The Sed Immediate Coil inmedisuly sets the range of poims starting at S_BIT for the ramber of poinss spocified by $N$.

## Reset Coil

## Symbot:



## Operaser

S_BIT fill: L Q.M.SM.T.C.V
$N$ (Oyte): IB QB MB. SMB. VB, AC. Comenne *VD. *AC

## Description of operntion:

The Rese Coil rues the range of poins starting ot S_BIT for the number of poins specified by N. If S_BIT is specified to be either a T or a C bit then both the timercomerser bit and the timericoumer curnem value are risu.

## Reset Immediate Coil

Symbot:


## Opermads:

S_BIT (min):
Q
N (byte):
IB. QA. MB. SMA.
VB. AC, Consame *VD. *AC

## Description of operution:

The Rean Immedizec Coil imenediscly reses the range of poins trating $\mathbf{X}$ S_BIT for the namber of peins specified by N .

## Ladder Output Coil Examples

## Nerwork 1 When 10.0 is on, then output Q0. 1 is

 turned on.

Mework 2 When 10.1 is on, then outputs Q1.0. Q1. 1 and Q1.2 are set (urned on). These outputs wall remain on, even if 10.1 is turned off, until they are resen.


Networt 3 Wisen 10.2 is turned on, then outputs Q1.0, Q1. 1 and Q1.2 are reset (fumed of


Nowork 4 End of the main user program.

End
Syumotr:
( ND )
Conditional End


## Uscomeltionan Lid

Operands:
(none)
Description of operation:
The Conditional End coil terminates the main user progun based on the condition of the preceding logic.

The Unconditional End coil meas be meed to terminate the weer program.

## Stop

Symbol:
-(STOP)

## Operuadr:

## more)

## Descripdea of operation:

The Stop coil regimes execration of the never program by censing a transition to the step mode.
Watchdog Reset
Syabat:
-(MIR)
Operands:
(mane)

## Description of opersitie:

The Watching Rear (WDR) coil allows the watchdog timer to be recrigered This evened the time the see these without gating a wactidos unto.

## Jump

Symbol:


Opermente:
n: CPU 212:0-63 CPU 214: 0-255

## Description of operation:

The Jump no Label (JMP) coil performs a breach to the specified label ( $n$ ) within the program.

## Label

Symbol:


## Operands:

n: CPI 212:0.63
CPU 21): 0.255
Description of operation:
The Lethe (LBL) instruction marks the location of the jump deracination (n). The CPU 212 allows of bevel and the OPU 21t allows 256.

Call
Symbol:


## Operands:

n: CPU 312: 0-15
CPU 214:0.63

## Description of operation:

The Subroutine Call (CALL) coil traverses control to the subroutine ( a ).

Multiply Integer
Symbel:


Opernadr:
NI. IN2 (momi): VW. T. C. TW, QW, MW. SMW. AC, AFW, Comener. VD. *AC

OUT (Drwad):

VD. D. QD. MD. SMD. AC, *VD. ${ }^{\text {AC }}$

## Description of eperation:

The Metitioly Integer (MUL) bex melliptics two 16-bia ieneges (INI, DN2), and proctooses a 32 tit reanh (CUI), as is chown in the equaion:
$\mathbb{N} 1 \cdot \operatorname{DN} 2=$ OUT

## Note:

Soave overiapping inpat and ouppot operunds are iavelid
Maltiply Real
Name: CPCI IIt onfy.
Symbel:
ISN

Opernands
RI. IN2 (Dword): VD, D. ©D. MD. SND. AC. HC. Comene *D. ${ }^{*} A C$

OUT (Deord: $\quad$ VD, ID, QD, SND, AC, ${ }^{*}$ VD, ${ }^{-A C}$

## Deverforion ef eperation:

The Kuhiphy Real (MUL_R) bes makiplies two 32-bir real mambers (NNI. MN2, ned prodices a 32bit rel momber reack (OUT), as is showa in the equation:
$\mathrm{IN}_{1} * \mathrm{~N}_{2}=$ OUT

## Note:

When $\mathbb{N l} \neq$ OUT and $\mathbb{N} 2 \neq$ OUT:

- If DNZ and OUT are drece-sddremed operanck. and if OUT coosains one of the bytes of IN2. then the inerrection is iavolicd
- UTINZ is an incirea addres and OUT is a direct adtress comaining one of the brtes of the indirea address pointer. thein the insmection is imalid


## Divide Integer

Symiol:


## Operands:

> IN1. DN2 ((W0d)): VW. T. C. IW. QW. MW. SMW. AC, AW. Coostan. *VD. AC
> OUT (Dward): $\quad V D, I D, Q D, M D, S M D . A C .{ }^{\circ} V D$. *AC

## Deveription of eperration:

The Drvide Imequr (DIV) box divides tho l6-bit integers (IN1, DNZ), and produces a 32 trit result (OUT) comproed of of a 16 -iti quotient and a 16 bit remainder. as is etown in the equetion:
$\mathbb{N} 1 / \mathbb{N}_{2}=0 U T$

## Notes:

- Some overdapping input and outpat operaeds are itevelid.
- The 32-bit rexilit (OUT) canot be the same 3 the second inpun (IN2).

PROGRAM TITLE COMMENTS

Network 1 COUNT ENTERING OR LEAVING PEOPLE IN BIG HALL (1 TO 234)


Network 2 COOLER.(DECREASE THE 1 DEGREE CELCIUS)

| Network 3 HEATER (INCERASE THE 1 DEGREE CELCIUS)


Network 4 COUNT ENTERING OR LEAVING PEOPLE IN BIG HALL (234 TO 468)


Network 5 COOLER.(DECREASE THE I DEGREE CELCIUS)



Network 7 COUNT ENTERING OR LEAVING PEOPLE IN BIG HALL (468 TO 702)


Network 8 COOLER.(DECREASE THE 1 DEGREE CELCIUS)


Network 9. HEATER (INCERASE THE 1 DEGREE CELCIUS)


Network 10 COUNT ENTERING OR LEAVING PEOPLE IN SMALL HALL 1 (0 TO 50)


Network 11 COOLER (DECREASE THE 1.5 DEGREE CELCIUS)


Network 12 HEATER (INCERASE THE 1.5 DEGREE CELCIUS)



Network 14 COOLER.(DECREASE THE 1.5 DEGREE CELCIUS)


Network 15
HEATER (INCERASE THE 1.5 DEGREE CELCIUS)



Network 17 COOLER.(DECREASE THE 1.5 DEGREE CELCIUS)


Network 18 HEATER (INCERASE THE 1.5 DEGREE CELCIUS)



Network 20
COOLER.(DECREASE THE 1.5 DEGREE CELCIUS)


Network 21 HEATER (INCERASE THE 1.5 DEGREE CELCIUS)


Network 22 COUNT ENTERING OR LEAVING PEOPLE IN SMALL HALL 3 (0 TO 50)


Network 23 COOLER.(DECREASE THE 1 DEGREE CELCIUS)


Network 24 HEATER (INCERASE THE 1 DEGREE CELCIUS)



Network 26 COOLER(DECREASE THE 1 DEGREE CELCIUS)


Network 27 HEATER (INCERASE THE 1 DEGREE CELCIUS)



Network 31 COUNT ENTERING OR LEAVING PEOPLE IN SMALL HALL 4 (0 TO 50)


Network 32 COOLER.(DECREASE THE 1 DEGREE CELCIUS)


Network 33 HEATER (INCERASE THE I DEGREE CELCIUS)




Network 38 COOLER.(DECREASE THE 1 DEGREE CELCIUS)


Network 39 HEATER (INCERASE THE 1 DEGREE CELCIUS)


Network 40

```
1/
//PROGRAM TITLE COMMENTS
//
NETWORK 1 //COUNT ENTERING OR LEAVING PEOPLE IN BIG HALL (1 TO
    234)
//
//
LD IO.O
O 10.1
LD IO.2
O IO.3
O IO.4
IO.5
IO.5
LD I5.2
CTUD CO, +234
NETWORK 2 //COOLER.(DECREASE THE 1 DEGREE CELCIUS)
LDN IO.6
A CO
= Q0.1
NETWORK 3 //HEATER (INCERASE THE 1 DEGREE CELCIUS)
LDN IO.7
AN CO
= Q0.2
NETWORK 4 //COUNT ENTERING OR LEAVING PEOPLE IN BIG HALL (234
    TO 468)
LD IO.0
O IO.1
LD IO.2
O IO.3
O IO.4
OIO.5
LD I5.3
CTUD C1r +468
NETWORK 5 //COOLER. (DECREASE THE 1 DEGREE CELCIUS)
LDN II.O
A C1
= Q0.3
NETHORK 6 //HEATER (INCERASE THE I DEGREE CELCIUS)
LDN I1.1
\begin{array} { l l } { \mathrm { AN } } & { C 1 } \\ { = } & { Q 0 . 4 } \end{array}
NETWORK 7 //COUNT ENTERING OR LEAVING PEOPIE IN BIG HALL (468
        TO 702)
LD IO.O
O IO.1
LD IO.2
O IO.3
O IO.4
O IO.5
ID I5.4
CTUD C2, +702
NETWORK 8 //COOLER.(DECREASE THE I DEGREE CELICIUS)
LDN I2.O
A C2
= Q0.5
NETWORK 9 //HEATER (INCERASE THE 1 DEGREE CELCIUS)
IDN I2.1
AN C2
    Q0.6
```

```
NETWORK 10 //COUNT ENTERING OR LEAVING PEOPLE IN SMALL HAL工 1 (0
        TO 50)
LD I1.2
LD I..3
LD I5.5
CTUD C3r +50
NETWORK 11 //COOLER. (DECREASE THE 1.5 DEGREE CELCIUS)
LDN I1.4
A C3
Q0.7
NETWORK 12 //HEATER (INCERASE THE 1.5 DEGREE CELCIUS)
LDN II.5
AN C3
= Q1.0
NETWORK 13 //COUNT ENTERING OR LEAVING PEOPLE IN SMALL HALI 1 (50
    TO 100)
LD II.3
LD I1.4
LD I5.6
CTUD C4, +100
NETWORK 14 //COOLER.(DECREASE THE 1.5 DEGREE CELCIUS)
LDN I1.6
A C4
= Q1.1
NETWORK 15 //HEATER (INCERASE THE 1.5 DEGREE CELCIUS)
LDN I1.7
AN C4
= Q1.2
NETWORK 16 //COUNT ENTERING OR LEAVING PEOPLE IN SMALL HALL 2 }1
    TO 50)
                LD I3.1
                LD I3.2
                ID I5.7
                CTUD C5, +50
```

98
99
NETWORK 17 //COOLER. (DECREASE THE 1.5 DEGREE CELCIUS)
LDN I3.3
A C5
$=$ Q1.3
NETWORK 18 //HEATER (INCERASE THE 1.5 DEGREE CELCIUS)
LDN I3.4
AN C5
$=01.4$
NETWORK 19 //COUNT ENTERING OR LEAVING PEOPLE IN SMALL
HALL 2 ( 50 TO 100)
116 LD I2.0
137 LD I3.5
128 LD I6.0
119 CTUD C6, +100
120
121 NETWORK 20 //COOLER. (DECREASE THE 1.5 DEGREE CELCIUS)
122 LDN I2. 3
123 A C6
124 = 1.5
125
126 NETWORK 21 //HEATER (INCERASE THE 1.5 DEGREE CELCIUS)
127 LDN I2.3
128 AN C6
129 Q $\quad$ Q1. 6

NETWORK 22 //COUNT ENTERING OR LEAVING PEOPLE IN SMALL HALL 3 ( 0 TO 50)

LD I2.4
LD I2.5
LD I6.1
CTUD C7, +50
NETWORK 23 //COOEER. (DECREASE THE 1 DEGREE CELCIUS)
LDN I2.6
A C7
$=\quad$ Q1.7
NETWORK 24 //HEATER (INCERASE THE I DEGREE CELCIUS)
LDN I2.7
AN C7
Q2. 0
NETWORK 25 //COUNT ENTERING OR LEAVING PEOPLE IN SMALL HALL 3 (50 TO 100)

LD I2.5
LD I2.6
LD I6.2
CTUD C8, +100
NETWORK 26 //COOLER. (DECREASE THE 1 DEGREE CELCIUS)
LDN I4.0
A C8
$=\quad$ Q2.1
NETWORK 27 //HEATER (INCERASE THE 1 DEGREE CELCIUS)
LDN I4.1
AN C8
$=\quad \mathrm{Q} 2.2$
NETWORK 28 //COUNT ENTERING OR LEAVING PEOPLE IN SMALL HALL 3 (100 TO 150)

| LD | $I 2.5$ |
| :--- | :--- |
| LD | $I 2.6$ |
| LD | $I 6.3$ |
| CTUD | C9. |
|  |  |
| NETWORK | 29 |
| LDN | $I 4.2$ |
| A | $C 9$ |
| $=$ | Q2.3 |

NETWORK 30 //HEATER (INCERASE THE 1 DEGREE CELCIUS)
IDN I4.3
AN C9
$=\quad$ Q2.4
NETWORK 31 //CQUNT ENTERING OR LEAVING PEORLE IN SMALL
HALL 4 (0 TO 50)
LD I4.4
LD I4.5
LD I6.4
CTUD C10, +50
NETWORK 32 //COOLER. (DECREASE THE I DEGREE CELCIUS)
LDN I4.6
A $\quad$ C10
$=\quad$ Q2.5
NETWORK 33 //HEATER (INCERASE THE 1 DEGREE CELCIUS)
LDN I4.7
AN C10
Q2. 6

NETWORK 34 //COUNT ENTERING OR LEAVING PEOPLE IN SMALL HALL 4 (50 TO 100)

LD I3.3
LD I3.4
LD I6.5
CTUD C11. +100
NETHORK 35 //COOLER. (DECREASE THE 1 DEGREE CELCIUS)
LDN I3.3
A C10
$=$ Q2.7
NETWORK 36 //HEATER (INCERASE THE 1 DEGREE CELCIUS)
LDN I3.7
AN Cll
$=$ Q3.0
NETWORK 37 //COUNT ENTERING OR LEAVING PEORLE IN SMALI HALL 4 (100 TO 150)

LD I3.3
LD I.3.4
LD I6.6
CTUD C12, +150
NETWORK 38 //COOLER. (DECREASE THE 1 DEGREE CELCIUS)
LDN I5.0
A $\quad$ C12
$=$ Q3.1
NETWORK 39 //HEATER (INCERASE THE 1 DEGREE CELCIUS)
LDN I5.1
$\mathrm{AN} \quad \mathrm{Cl} 2$
$=$ Q3.2
NETWORK 40
MEND

## CONCLUSION

When developing this project we see that PLC is making the operation in industrial, Places and that's the reasons, Why it is gaining interest, Notice of most of the companies.

With the information observed from our lecturer and our researchers for this topic
PLC, is a convenient tool with a wide rage of useful ways to be used. Such examples can be mentioned several machines can be used at the same time, easy adjustments from the PLC program can be made within a few minutes by the keyboard, installed PLC programs can be controlled or checked before within the office and laboratory, even the PLC program as for firm can be meet at the home. It's very protective and safe for the workers which they protected from danger, communications programs of PLC's within each other or within operates can happen with the PLC ; the developed lantues have constructed the productivity, security establishment security fast productivity, quality, and we can see that PLC is a very cheap program that can be fundamentally used.

The result of our program is that every ewquipment in a building can be operated with a PLC and in this way automation is achieved.

## REFERENCES

Reference : Programmable Controllers - Operation and Application Ian G. Warnock (1988) Prentice Hall International Ltd.

Reference: SIMATIC S7-200 and Industrial Automation
Doç. Dr. Salman Kurtulan ( July 1998 ) ITÜ Electric \& Electronic Department

## Reference: PLC

Richard Baldry (November 1999)

## Reference: Programmable Logic Controllers

Hugh Jack (June 1999)

## Reference: <br> Mustafa Yağımı \& Feyzi Akar (1999). Programmable Logic Controllers.

Reference:
Erdoğan Teközgen İstanbul, (1998). PLC ve Uygulamaları
Reference:
HAKER Soğuk Döküm San. Tic. Lti. Şti. Tansel Sarıçam izMir

Reference:
World Wide Web: www.siemens.com
Reference:
EGESIM Siemens Ana Bayii. 1204 Sok. No:41/1-1 Bulanalp

## APPENDIX

Types of PLC (18)
Small PLC's (19)
Medium Sized PLC 's (20)
Large PLC (21)
Remote Input / Output (22)
Programming Large PLC's (22)
Developments (23)
Programming of PLC Systems (23)
Logic Instruction Sets and Graphic Programming (24)
Negation NAND and NOR Gates (26)
Exclusive OR Gate (27)
Standard PLC Functions (27)
Markers / Auxiliary Relays (30)
Ghost Contacts (30)
Retentive Battery - Backed Relays (30)
Optional Functions on Auxiliary Relays (31)
Pulse Operation (32)
Set and Reset (34)
Timers (34)
Counters (35)
Registers (35)
Shift Registers (36)
BCD Numbering (39)
Magnitude Comparison (41)
Addition and Subtraction Instruction (41)
Ladder Program Development (42)
Software Design (42)
System Functions (42)
Program Structure (46)
Further Sequential Control Techniques (47)
Limitation of Ladder Programming (48)
Advanced Graphic Programming Languages (48)
Workstations (49)
Choosing Installation and Commissioning of PLC System (49)
Feasibility Study (49)
Design Procedure for PLC System (50)
Choosing a Programmable Controller (51)
Size and Type of PLC System (51)
I / O Requirements (52)
Memory and Programming Requirements (52)
Instruction Set / CPU (54)
Installation (55)
Testing and Commissioning (57)
Software Testing and Simulation (58)
Installing and Running The User Control Program (61)
Compare Byte Greater Than Or Equal Contact (64)
Compare Byte Less Than Or Equal Contact (64)

Compare Integer Equal Contact (64)
Compare Integer Greater Than Or Equal Contact (64)
Compare Integer Less Than Or Equal Contact (64)
Compare Double Integer Equal Contact (65)
Compare Double Integer Greater Than Or Equal Contact (65)
Compare Double Integer Less Than Or Equal Contact (65)
Compare Real Equal Contact (65)
Compare Real Greater Than Or Equal Contact (65)
Compare Real Less Than or Equal Contact (66)
Invert Power Flow Contact (66)
Positive Transition Contact (66)
Negative Transition Contact (66)
Ladder Contact Examples (66)
Read Real Time Clock (67)
Set Real Time Clock (67)
Real - Time Clock Instruction Examples (68)
$B C D$ to Integer (68)
Integer to BCD (69)
Integer Double Word to Real (69)
Truncate (69)
Decode (69)
Encode (70)
Segment (70)
ASCI to Hex (70)
Hex to ASCII (70)
Ladder Conversion Instruction Examples (71)
HSC Definition (71)
High Speed Counter (72)
Pulse Output (72)
Ladder High - Speed Operation Instruction Examples (72)
Attach Interrupts (73)
Detach Interrupts (73)
Interrupt Routine (73)
Enable Interrupts (74)
Disable Interrupts (74)
Return from Interrupts (74)
Network Read (74)
Network Write (75)
Transmit (75)
Data Sharing with Interrupt Events (75)
Programming Techniques for Data Sharing (75)
Interrupt Event Priority Table (76)
Ladder Interrupt / Communication Instruction Examples (77)
Horizontal Lines (77)
Vertical Lines (77)
AND Word (78)
AND Double Word (78)
OR Word (78)
OR Double Word (79)

XOR Word (79)
XOR Double Word (79)
Invert Word (80)
Invert Double Word (80)
Ladder Logical Operations Examples (80)
Add Integer (81)
Add Double Integer (81)
Add Real (81)
Subtract Integer (82)
Subtract Double Integer (82)
Subtract Real (82)
Multiply Integer (83)
Multiply Real (83)
Divide Integer (83)
Move Byte (84)
Move Word (84)
Move Double Word (84)
Move Real (84)
Block Move Byte (85)
Block Move Word (85)
Swap (85)
Shift Right Word (85)
Shift Left Word (86)
Shift Double Word (86)
Shift Right Double Word (87)
Rotate Right Word (87)
Shift Register Bit (88)
Fill Memory (88)
Move / Shift / Rotate / Fill Examples (88)
Output (89)
Output Immediate Coil (89)
Set (89)
Set Immediate Coil (90)
Reset Coil (90)
Reset Immediate Coil (90)
Ladder Output Coil Examples (90)
End (91)
Stop (91)
Watchdog Reset (91)
Jump (91)
Label (91)
Call (91)
Ladder Timer / Counter Examples (92)

