NEAR EAST UNIVERSITY

Faculty Of Engineering

Department Of Computer Engineering

UART TRANSMITTER

Graduating Project COM 400

Student:

Nadeem Hassan 20034377

Supervisor :

Mehmet Kadir Özakman MSc., P.Eng.

Nicosia 2008

ACKNOWLEDGEMENTS

First, I feel very hounded proud to pay my special regards to my project supervisor

'Mehmet Kadir Ozkman',

Who always gave me courage me up to do something which could ever though about. He is the one gave me a hand in any all conditions of mine. He delivered me and did his best of efforts to make me able to complete my project.

One looks back with appreciation to the brilliant teachers, but with gratitude to those who touched our human feelings. The curriculum is so much necessary raw material, but warmth is the vital element for the growing plant and for the soul of the child.

Carl Jung

1875-1961, Swiss Psychiatrist

Secondly I want to pay special regards to my parents and especially humble affection teaching of ammi, and great support of abu whose enduring support just unforgettable and supporting me in all my life till today. I am nothing without their supports. They also encouraged me in nomatter what so ever the situation. I shall never forget their sacrifices for my education so that I can enjoy my successful life not only as well educated but also well mannered, respuctful human being. At the end once again I am thankful to all my siblings & friends of mine who helped me out and kept waiting for this moment of my life or even encouraged me to complete my graduation Computer Engineer.

ABSTRACT

All computer operating systems in use today support serial ports, because serial ports have been around for decades. Parallel ports are a more recent invention and are much faster than serial ports. USB ports are only a few years old, and will likely replace both serial and parallel ports completely over the next several years.

The name "serial" comes from the fact that a serial port "serializes" data. That is, it takes a byte of data and transmits the 8 bits in the byte one at a time. The advantage is that a serial port needs only one wire to transmit the 8 bits (while a parallel port needs 8). The disadvantage is that it takes 8 times longer to transmit the data than it would if there were 8 wires. Serial ports lower cable costs and make cables smaller.

Before each byte of data, a serial port sends a start bit, which is a single bit with a value of 0. After each byte of data, it sends a stop bit to signal that the byte is complete. It may also send a parity bit.

The synthesizer that generates the design taking the consideration of the Xilinx FPGA device that we specified at the top level design. Each programmable chips have own characteristic. The same VHDL code is portable and can be synthesized to different FPGA programmable devices. We used Xilinx development system and Xilinx programmable devices because each vendor's tools are developed its on programmable devices.

TABLE OF CONTENTS

TABLE OF CONTE	NTS	1
LIST OF ABBREVI	ATIONS	
	TER	
1. DEFINING THE	FUNCTION.	5
	OES	
1.1.1 Specij	fications:	5
	y bit	
1.1.3 Contr 1.1.4 Synch	ol word	6
1.1.4 Synch 1.1.5 Async	pronous Serial Transmission	6
1.1.6 Inputs	chronous Serial Transmission s & Outputs	0
	2ge	
	age Body	
	DW	
UART DESIGN FLO)W	
PROCEDURE STEP	°S	
	CODE OF UART TRANSMITTER	
	ESIS	
	Test Bench	
	ng	
	0	
XILINX-ISE	··········	40
2.1. ISE GENERAL I	NFORMATION	
2.1.1. Xilinx ISE	Overview	
	ntry	
	tation	
	on	
2.1.6. Device Co	nfiguration	41
2.1.7. Architectu	ire Support	
	Г NAVIGATOR	
2.2.1. Project No	avigator Overview	
2.2.2. Project No	avigator Main Window	
2.2.3. Using the	Sources Window Processes Window	
	ypes	
2.2.5. Process St	tatus	
2.2.7. Running P	Processes	40
2.2.8. Setting Pro	ocess Properties	48
2.2.9. Using the	Workspace	
2.2.10. Using the	e Transcript Window	
2.2.11. Using the	e Toolbars	
2.3. WORKING WITH	PROJECTS	
2.3.1. Creating a	a Project	
2.3.2. Working w	vith Snapshots	
	PROJECTS SOURCE FILE	
	a Source File	
2.4.2. Source Fil	le Types	59
2.4.3. Adding a S	Source File to a Project	64
2.4.4. Adding a (Copy of a Source File to a Project Source File	

2.4.6. Removing Files from a Project	
2.4.7. Working with VHDL Libraries	68
2.5. WORKING WITH PROCESSES	
2.5.1. Running and Stopping Processes	69
2.5.2. Setting Process Properties	
2.5.3. Setting Command Line Options using Process Properties	
2.6. WORKING WITH REPORTED DATA	74
2.6.1. Reviewing Reports	74
2.6.2. Using the Design Summary for FPGAs.	
2.6.3. Using Message Filters	
CONCLUSION	83
REFERENCES	

÷.

.

.

List of Abbreviations.

- HDL Hardware description Language
- VHSIC Very High Speed Integrated Circuit
- ASIC Application Specific Integrated Circuits
- RAM Random Access Memory
- RTL Register transfer level
- FPGAQ Field Programmable Gate Arrays
- CLB configurable logic blocks
- PLD Programmable Logic Devices
- IEEE The Institute of Electrical and Electronics Engineers (read eye-

triple-e)

- IC Integrated circuits
- Ada Name of Programming Language
- UART Universal Asynchronous Receiver/Transmitter

INTRODUCTION

The aim of this project is to design UART Transmitter. The project consists of two chapters with introduction in the beginning and conclusion at the end.

Chapter one presents is the design description of UART Transmitter and describing its main functions including ground realities in VHDL with its basic concepts.

Chapter two is about the Tool description of the Project in which detailed explanations about the Xilinx-ISE as well as description of the usage of project Navigator in VHDL and its basic concepts, function, design, syntaxes, language codes and different rule of statements which I used in my project.

Finally, the conclusion section presents the important results obtained within the project, references used in the whole task.

CHAPTER 1

UART Transmitter

DESIGN.


1. Defining the Function.

1.1 What it does:

UART stands for Universal Asynchronous Receiver and Transmitter. It is a protocol used in many places often including connecting terminals to computers. We'll look at the transmitter part of a UART.

1.1.1 Specifications:


Data will be sent bit serially (one bit at a time) through a single line. The bit rate will be xx KHz. That means xx00 bits will arrive each second. (This is actually the rate for a MIDI UART communication. Computers generally run at 115.2 KHz). In each UART byte, there will be a start bit, the 8-bits of actually data, and a stop bit. This is shown below:



We do have parity bit present in here beside start bit. Therefore totally number of bit we have at the end is 12.

Total No of Bit to send = 12bits

The transmitter's job is to get 8-bits of data (in parallel) and send each bit one at a time (DataOut) when it sees a Start signal. When our transmitter finishes transmitting, it tells us using a single bit output, Data_Sent. Here's the transmitter's block's I/O:



The clock we will use in our circuit is a 16MHz clock.

Now let's build the STD for the transmitter. Here's some pseudo-code for our STD:

- 1) Wait for Start signal
- 2) Grab data (and adding a START bit and END bit for a total of 10-bits.)
- 3) For 10 bits:
 - a. Put data bit to be sent on output (DataOut)
 - b. Keep sending it until time to send next piece of data

c. Go to a.

Go to 1.

4)

Here we see that there are states that wait time, and a state that counts how many times we've passed through it. Few other complexities are control word and parity check.

1.1.2 Parity bit.

A parity bit is a binary digit that is added to ensure that the number of bits with value of one in a given set of bits is always even or odd. Parity bits are used as the simplest error detecting code.

There are two variants of parity bits: even parity bit and odd parity bit. An even parity bit is set to 1 if the number of ones in a given set of bits is odd (making the *total* number of ones, including the parity bit, even). An odd parity bit is set to 1 if the number of ones in a given set of bits is even (making the *total* number of ones, including the parity bit, odd).

1.1.3 Control word.

A control word figures out the number of bits to be send if they are less than 8 bit or not, that is just to recognize the number of bits to be send.

1.1.4 Synchronous Serial Transmission.

Synchronous serial transmission requires that the sender and receiver share a clock with one another, or that the sender provide a strobe or other timing signal so that the receiver knows when to "read" the next bit of the data. In most forms of serial Synchronous communication, if there is no data available at a given instant to transmit, a fill character must be sent instead so that data is always being transmitted. Synchronous communication is usually more efficient because only data bits are transmitted between sender and receiver, and synchronous communication can be more costly if extra wiring and circuits are required to share a clock signal between the sender and receiver.

1.1.5 Asynchronous Serial Transmission.

Asynchronous transmission allows data to be transmitted without the sender having to send a clock signal to the receiver. Instead, the sender and receiver must agree on timing parameters in advance and special bits are added to each word which are used to synchronize the sending and receiving units.

When a word is given to the UART for Asynchronous transmissions, a bit called the "Start Bit" is added to the beginning of each word that is to be transmitted. The Start Bit is used to alert the receiver that a word of data is about to be sent, and to force the clock in the receiver into synchronization with the clock in the transmitter.

1.1.6 Inputs & Outputs

In my project here I use the following design,

CTRL WORD=	Controls the number of bits
TBR =	Parallel Data
CRL=	Load the control word
MR=	Master Rest
SFD=	Controls the Output by TBRE
TBRL=	Parallel Data Load
TRC=	Transmit Clock
TBRE=	Output controlled by SFD input
TRE=	Transmit Error
TRO=	Transmit Output

I used a pakage in the design.

1.1.7 Package.

A package is the physical packaging of a chip, for example, PG84, VQ100, and PC48. Where we define the functions. In the project of I have been defining the fuction of parity which is a standard logic vector input carring 0-7 bits totally 8 and returns the output. Package is simply nothing but a fuction of parity.

Code.

package my_package is

FUNCTION parity(inputs: std_logic_vector(7 downto 0)) RETURN std_logic;

end my_package;

7

1.1.8 Package Body.

The complete task for a package to be done in that particular package.

```
Code.
PACKAGE body my_package is
```

FUNCTION parity(inputs: std_logic_vector(7 downto 0)) RETURN std_logic is variable temp: std_logic;

```
begin
   temp:='0';
   for i in 7 downto 0 loop
    temp:=temp xor inputs(i);
   end loop;
    return temp;
   end parity;
```

end my_package;

Baud Rate.

Baud Rate represents the number of bits that are actually being sent over the media.

Data rate.

The amount of data that is actually moves from one medium to medium.

Modern high speed modems (2400, 9600, 14,400, and 19,200bps)

 $10^{6}/19200$ bps* = 52.083 µ sec

For each bit of data required to be sent= 16 clocks

So in 52.083µsec I have 16 clocks

Therefore,

52.083/16= 3.255125 µsec

- Clock High Time: 1.6276 μsec.
- Clock Low Time: 1.6276 µsec.
- Input Setup Time: 0 μsec.
- Output V
 - \downarrow Delay or Wait time: 10 µsec.
- Offset: 0 µsec
- Global Signals: GSR (FPGA)

Total clock Time = 3.255125μ sec

To calculate the clock frequency,

f=1/T $= \frac{1}{3.256 \times 10^{-6}}$ $= 10^3 10^3 / 3.256$

f=307.125kHz

$3.255125\mu sec = 307.125kHz$

VHDL DESIGN FLOW






Figure 1.1 Summary of VHDL design flow.



UART DESIGN FLOW



PROCEDURE STEPS

Defining Inputs/Outputs

Defining the Function

Writing the VHDL Code

Entering the Design

Synthesizing

Writing Test Bench

Simulating

Implementing

Generating the Programming File

Programming the Device

I use the xilinx – ISE integrated software environment to create the UART Transmitter Project and enter the VHDL code.

&

1.2.1 Create a New Project.

Create a new ISE project which will target the FPGA device on the SPARTAN-3E

New Project

	rocess Window Help X 1991 2 多文エチ 2 2 2 音目日日 チャ 2 43 36 日日日 日本 2 4 2 4 3 4 4 日日日 日本 2 4 2 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	
Open Project		
	外後の後、118-21 1 高かす)間目 41 き x1 1000 「ns 「	
Close Project Save Project As	1	
New Ctri+N Open Ctri+O h Close br	4 Create Date: 09:16:59 02/19/2008 6 Design Name: 7 Module Name: wert_transmitter - Behavioral	6
Save As	8 Project Mane: 9 Target Devices: 10 Tool versions: 11 Description: 12	
Print Preview Print Ctrl+P Recent Files	14 Dependencies: 15 Revision: 16 Revision 0.01 - File Created	
Recent Projects	19 Additional Commence: 18 19	
	21 UART Transmitter Model (behavior modeling) 22 23 24	
	27	,
Processes Sim Hierarchy - (22 Design Summary 🔯 uari_transmitter which 🔯 uset_transmitter_tib which 🔯 Simulation	
This is a Lite version Simulator is doing cin Finished circuit init:	cuit initialization process.	
Console Strong W	arnings 🔯 Tol Shell 🙀 Find in Files 🔯 Sin Console - uan_transmitter_b_vfr.d	Y S NUM SCRI, VHDL

Enter a Name and Location for the Proje Project Name:	Project Location
uart_Transmitter	C:\V\$ilinx91i\Myprojects\uart_Transmitter
Select the Type of Top-Level Source fo	r the Project
Top-Level Source Type:	
HDL	•

When the table is complete, your project properties will look like the following:

Property Name	Value	
Product Category	Ali	-
Family	Spartan 3E	-
Device	XC3S500E	-
Package	FG320	-
Speed	-5	-
Top-Level Source Type	HDL	-
Synthesis Tool	XST (VHDL/Verilog)	-
Simulator	ISE Simulator (VHDL/Verilog)	-
Preferred Language	VHDL	•
Enable Enhanced Design Summary		_
Enable Message Filtering		-
Display Incremental Messages		

Select Source Type.

BMM File IP (Coregen & Architecture Wizard) MEM File Schematic Implementation Constraints File State Diagram Test Bench WaveForm User Document Verilog Module Verilog Test Fixture VHDL Module VHDL Library VHDL Package VHDL Test Bench	File name: UART_TRANSMITTER Location: C:\Users\zooper\Desktop\My Project\uart_transmitte
More Info	< Back Next > Cancel

Defining the Module.

	rt_transmitter				1111/1111.001/111110011111001111100011111000011100000110000		
Achitecture Name Behavioral							
tor Name	Direction		Bus	MSB		LSB	
LWORD	in	-			4		0
	in	•	7		8		0
91	in	-					7
IR.	in	-					
IFD	in	-					
TERL	in	-					
RC	in	-					
TERE	out	-					L
-2	out	-					
70	out	-					

UART Transmitter Project in ISE.

- ISE - C./Users\zooper\Desktap\My Project\uart_t	ansmitter/uart_transmitter.ise - [uart_transmitter_tblvhd]	- ā X
Edit View Project Source Process Window He	•	.0 8
×	29 LIBRARY leee;	٨
The Parameter Simulation	30 USE ieee.std_logic_l164.ALL; 31 USE ieee.std_logic_unsigned.all;	
Let_transmitter C no.lu500a-5fg320	32 USE ieee.numeric_std.ALL;	
- Quart_transmitter_tb_vhd - behavior uart_transmitter_t		
Uut - trans - behv (uart_transmitter.vhd)	34 ENTITY uart_transmitter_tb_vhd 15 35 END uart_transmitter_tb_vhd;	
•	36	
Shapehots Dubraries	37 ARCHITECTURE behavior OF uart_transmitter_tb_vhd IS 38	
×	39 Component Declaration for the Unit Under Test (UUT)	
cí uari_transmitler_tb_vhd:	40 COMPONENT trans	Ð
transmitter_tb_vhd - uari_transmitter_tb_vhd - beh	<pre>41 PORT(42 TRC : IN std logic;</pre>	
	43 MR : IN and lagio;	
	44 IBRL : IN std_logic;	
	45 SFD: IN std_logic; 46 CRL: IN std_logic;	
	<pre>{6 CRL : IN std_logic; {? CIRLWORD : IN std_logic_vector(4 downto 0);</pre>	
	<pre>f8 TBR : IN std logic vector (? downto 0);</pre>	
	49 IRE: CUT std logic; 50 IERE: OUT std logic;	
	Si TRO: OUI std abgic;	
	52);	
	53 END COMPONENT; 54	
	55 Inputs	
	56 SIGNAL TRC : std_logic := '0';	
	57 SIGNAL MR : std logic := '1'; 58 SIGNAL TBRL : std logic := '0';	
	SO	~
Sim Hierarchy - uant_transmi		1
	😰 Design Summary 🛛 🔯 Sinu/ation 🔹 uart_transmitter_tb.vhd	
• THE 1000 ns		٨.
run 1000 ns		
1000 113		G
Console CEnors Warnings Td Shel	🙀 Find in Files 📲 Sim Console - uait_transmitter_tb_vhid	
		S NUM SCRU VHOL
		10 (1) 203 PM
Ximr-SE-C		YEI LIK NVI 203 PM
	Project in ISE	

1.2 VHDL CODE OF UART TRANSMITTER.

 Company: Near East University Engineer: Nadeem Hassan
 Create Date: 09:16:59 02/19/2008 Design Name:
- Module Name: uart_transmitter - Behavioral
 Project Name: Target Devices:
- Tool versions:
– Description:
– Dependencies:
- Revision:
 Revision 0.01 - File Created Additional Comments:
_
- UART Transmitter Model (behavior modeling)
-
library ieee;
use ieee.std_logic_1164.all;
package my_package is
EUNCTION perity/inpute: std_logie_vector(7 downto 0)) PETUPN std_logie:
FUNCTION parity(inputs: std_logic_vector(7 downto 0)) RETURN std_logic;
end my_package;
PACKAGE body my_package is
FUNCTION parity(inputs: std_logic_vector(7 downto 0)) RETURN std_logic is
variable temp: std_logic;
begin temp:='0';
for i in 7 downto 0 loop
temp:=temp xor inputs(i); end loop;
return temp;
end parity;
end my_package;

brary ieee; se ieee.std_logic_1164.all; se ieee.std_logic_arith.all; se ieee.std_logic_unsigned.all; se work.my_package.all;

entity trans is

po

1		
ort(TRC:	in std_logic;
	MR:	in std_logic;
	TBRL:	in std_logic;
	SFD:	in std_logic;
	CRL:	in std_logic;
	CTRLWORD	:in std_logic_vector(4 downto 0);
	TBR:	in std_logic_vector(7 downto 0);
	TRE:	out std_logic;
	TBRE:	out std_logic;
	TRO:	out std_logic

6

end trans;

chitecture behv of trans is

constant C0: unsigned(4 downto 0):="00001"; constant CI: unsigned(4 downto 0):="01000"; constant CM: unsigned(4 downto 0):="10000"; constant MM: unsigned(3 downto 0):="1111"; signal trans_reg: std_logic_vector(11 downto 0); signal trans_reg_temp: std_logic_vector(11 downto 0); signal TBR_sig: std_logic_vector(7 downto 0); signal old_tbr_sig: std_logic_vector(7 downto 0); signal delay: std_logic_vector(0 downto 0); signal go: std_logic; signal t_pari: std_logic; signal clk: std_logic; signal i: unsigned(3 downto 0); signal ctrl_word: std_logic_vector(4 downto 0);

regin

-PO: process(MR,TRC,i,TBR)		generate 16* clock
-begi	n	
-	if MR='1' then	
-	i<="00000";	
-	elsif TRC='1' and TRC'event then	
-	i<=i+C0;	
~	if i=CI then	
-	clk<='1';	
-	elsif i=CM then	
-	i<="00000";	
~	clk<='0';	
-	end if;	

```
end if;
- d process;
-- load control word here
 begin
      if CRL='1' then
        ctrl_word<=CTRLWORD;
      end if;
 end process;
- this process make out the transmit register according to control word.
process(clk,ctrl_word,MR,TBR,TBRL,TBR_sig,t_pari)
 regin
      if (MR='1') then
        TBR_sig<="111111111";
        t_{pari} \le '0';
        trans_reg_temp <= "1111" & TBR_sig;</pre>
      else
        if TBRL='0' then
            TBR_sig <= TBR;
             t_pari <= parity(TBR); -- call function and compute the parity
        end if;
      case ctrl_word is
        when "00000" | "00001" =>
            if t_pari='0' then
                                                      -- odd parity
               trans_reg_temp <= "111" & "11" & '1' & TBR_sig(4 downto 0) & '0';
            elsif t_pari='1' then
                                                      -- even parity
               trans_reg_temp <= "111" & "11" & '0' & TBR_sig(4 downto 0) & '0';
            end if;
        when "00010"|"00011" =>
            if t_pari='0' then
                                                      -- odd parity
               trans reg temp \leq = "111" \& "11" \& '0' \& TBR_sig(4 downto 0) \& '0';
            elsif t_pari='1' then
                                                      -- even parity
               trans_reg_temp <= "111" & "11" & '1' & TBR_sig(4 downto 0) & '0';
             end if;
        when "00100" | "00110" | "00101" | "00111" => -- no parity
             trans reg temp \leq  "1111" & "11" & TBR sig(4 downto 0) & '0';
        when "01000" | "01001" =>
             if t_pari='0' then
                                                      -- odd parity
               trans_reg_temp <= "11" & "11" & '1' & TBR_sig(5 downto 0) & '0';
             elsif t_pari='1' then
                                                      -- even parity
               trans_reg_temp <= "11" & "11" & '0' & TBR_sig(5 downto 0) & '0';
             end if;
        when "01010"|"01011" =>
                                                      -- odd parity
            if t_pari='0' then
               trans_reg_temp <= "11" & "11" & '0' & TBR_sig(5 downto 0) & '0';
```

```
-- even parity
            elsif t pari='1' then
               trans_reg_temp <= "11" & "11" & '1' & TBR_sig(5 downto 0) & '0';
            end if:
        when "01100"|"01110"|"01101"|"01111" =>
                                                     -- no parity
            trans_reg_temp <= "111" & "11" & TBR_sig(5 downto 0) & '0';
        when "10000"|"10001" =>
                                                      -- odd parity
             if t_pari='0' then
               trans_reg_temp <= '1' & "11" & '1' & TBR_sig(6 downto 0) & '0';
                                                       -- even parity
             elsif t pari='1' then
               trans_reg_temp <= '1' & "11" & '0' & TBR_sig(6 downto 0) & '0';
             end if;
        when "10010"|"10011" =>
             if t_pari='0' then
                                                       -- odd parity
               trans_reg_temp <= '1' & "11" & '0' & TBR_sig(6 downto 0) & '0';
                                                       -- even parity
             elsif t pari='1' then
               trans_reg_temp <= '1' & "11" & '1' & TBR_sig(6 downto 0) & '0';
             end if:
        when "10100"|"10110"|"10101"|"10111" =>
                                                    -- no parity
             trans_reg_temp <= "11" & "11" & TBR_sig(6 downto 0) & '0';
        when "11000" | "11001" =>
                                                       -- odd parity
             if t pari='0' then
               trans_reg_temp <= "11" & '1' & TBR_sig(7 downto 0) & '0';
                                                       -- even parity
             elsif t_pari='1' then
               trans_reg_temp <= "11" & '0' & TBR_sig(7 downto 0) & '0';
             end if;
         when "11010" |"11011" =>
                                                       -- odd parity
             if t_pari='0' then
               trans_reg_temp <= "11" & '0' & TBR_sig(7 downto 0) & '0';
                                                      -- even parity
             elsif t_pari='1' then
                trans_reg_temp <= "11" & '1' & TBR_sig(7 downto 0) & '0';
             end if;
                                                       -- no parity
         when others =>
             trans_reg_temp <= '1' & "11" & TBR_sig(7 downto 0) & '0';
      end case;
  end if:
end process;
- P3 describes the whole transmission procedure
P3: process
      variable cnt: integer range 0 to 12;
      variable cnt limit: integer range 0 to 12;
  begin
       wait until TRC'event and TRC='1';
       if MR='1' then
         old_tbr_sig <= "111111111";
         delay<="0";
         go<='0';
```

```
20
```

```
i <= "0000";
else
  if (i=MM) then
       i<="0000";
       if(go='0') then
          delay<="0";
          cnt := 12;
          TRE <= '1':
          if (old_tbr_sig=TBR_sig) then
              go <= '0';
          elsif (old_tbr_sig/=TBR_sig) then
              go <='1';
         end if;
          trans_reg <= "1111111111111";
       elsif (go='1' and delay="0") then
         go<='1';
         cnt:=0;
         delay<=delay+1;
         TRE <= '1';
         trans_reg <= "1111111111111";
       elsif (go='1' and delay="1" and cnt=0) then
         go <= '1';
         cnt:=cnt+1;
         delay<=delay+0;
         old_tbr_sig<=TBR_sig;
         TRE<='0';
         trans_reg <= trans_reg_temp;</pre>
       elsif (go='1' and delay="1" and cnt/=0) then
         trans_reg <= '1' & trans_reg(11 downto 1);
         case ctrl_word(4 downto 2) is
              when "000" =>
                                     if ctrl_word(0)='0' then
                               cnt\_limit := 8;
                             elsif ctrl word(0)='1' then
                               cnt_limit :=9;
                             end if;
              when "001" =>
                                    if ctrl word(0)='0' then
                               cnt\_limit := 7;
                             elsif ctrl_word(0)='1' then
                               cnt_limit :=8;
                             end if;
              when "010" =>
                                    if ctrl_word(0)=0' then
                               cnt\_limit := 9;
                             elsif ctrl_word(0)='1' then
                               cnt_limit :=10;
                             end if:
              when "011" =>
                                    if ctrl_word(0)=0' then
                               cnt\_limit := 8;
                             elsif ctrl_word(0)='1' then
                               cnt_limit :=9;
                             end if;
              when "100" =>
                                    if ctrl_word(0)='0' then
```

```
cnt limit := 10;
                                  elsif ctrl_word(0)='1' then
                                     cnt_limit :=11;
                                  end if:
                   when "101" =>
                                         if ctrl_word(0)='0' then
                                     cnt_limit := 9;
                                  elsif ctrl_word(0)='1' then
                                    cnt_limit :=10;
                                  end if;
                   when "110" =>
                                         if ctrl_word(0)='0' then
                                     cnt_limit :=11;
                                  elsif ctrl_word(0)='1' then
                                    cnt_limit :=12;
                                  end if;
                   when "111" =>
                                         if ctrl_word(0)='0' then
                                    cnt_limit :=10;
                                  elsif ctrl_word(0)='1' then
                                    cnt_limit :=11;
                                  end if;
                   when others =>
              end case;
              if cnt/=cnt_limit then
                   go <= '1';
                   delay<=delay+0;
                   cnt:=cnt+1;
                   TRE<='0';
              elsif cnt=cnt_limit then
                   go <= '0';
                   delay<="0";
                   TRE<='1';
              end if;
            end if;
            if SFD='1' then
              TBRE <= 'Z';
            elsif SFD='0' then
              if (cnt=0 or cnt=1) then
                   TBRE <= '0';
              else
                   TBRE <= '1';
              end if;
            end if;
       else
            i<=i+1;
       end if;
end if;
```

end process;

-- this cocurrent statement handles the serial output of Transmitter tro <= trans_reg(0);</p>

end behv;

<<>>>

1.3 SYNTHESIS

I use the Xilinx-ISE- 'synthesis tool' to synthesize the code.

The synthesis Report goes as follows

- Synthesis Options Summary
- HDL Compilation
- Design Hierarchy Analysis
- HDL Analysis
- HDL Synthesis
- Advanced HDL Synthesis
- Low Level Synthesis
- Partition Report
- Final Report

The synthesize result is shown below:

Release 9.1.02i - xst J.32 Copyright (c) 1995-2007 Xilinx, Inc. All rights reserved. --> Parameter TMPDIR set to ./xst/projnav.tmp CPU : 0.00 / 1.73 s | Elapsed : 0.00 / 2.00 s

--> Parameter xsthdpdir set to ./xst CPU : 0.00 / 1.73 s | Elapsed : 0.00 / 2.00 s

--> Reading design: trans.prj

- TABLE OF CONTENTS
 - 1) Synthesis Options Summary
 - 2) HDL Compilation
- 3) Design Hierarchy Analysis
- 4) HDL Analysis

5) HDL Synthesis 5.1) HDL Synthesis Report 6) Advanced HDL Synthesis 6.1) Advanced HDL Synthesis Report 7) Low Level Synthesis 8) Partition Report 9) Final Report 9.1) Device utilization summary 9.2) Partition Resource Summary 9.3) TIMING REPORT Synthesis Options Summary * ====== ---- Source Parameters Input File Name : "trans.prj" Input Format : mixed Ignore Synthesis Constraint File : NO ---- Target Parameters Output File Name : "trans" Output Format : NGC Target Device : xc3s500e-5-fg320 ---- Source Options Top Module Name : trans Automatic FSM Extraction : YES . : Auto FSM Encoding Algorithm Safe Implementation : No FSM Style : lut **RAM** Extraction : Yes RAM Style : Auto **ROM** Extraction : Yes Mux Style : Auto Decoder Extraction : YES Priority Encoder Extraction : YES : YES Shift Register Extraction Logical Shifter Extraction : YES XOR Collapsing : YES **ROM Style** : Auto Mux Extraction : YES **Resource Sharing** : YES Asynchronous To Synchronous : NO Multiplier Style : auto Automatic Register Balancing : No ---- Target Options Add IO Buffers : YES

Global Maximum Fanout : 500 Add Generic Clock Buffer(BUFG) :24 **Register Duplication** : YES Slice Packing : YES Optimize Instantiated Primitives : NO Use Clock Enable : Yes Use Synchronous Set : Yes Use Synchronous Reset : Yes Pack IO Registers into IOBs : auto Equivalent register Removal : YES

General Options	
Optimization Goal	: Speed
Optimization Effort	: 1
Library Search Order	: trans.lso
Keep Hierarchy	: NO
RTL Output	: Yes
Global Optimization	: AllClockNets
Read Cores	: YES
Write Timing Constraints	: NO
Cross Clock Analysis	: NO
Hierarchy Separator	:/
Bus Delimiter	: <>
Case Specifier	: maintain
Slice Utilization Ratio	: 100
BRAM Utilization Ratio	: 100
Verilog 2001	: YES
Auto BRAM Packing	: NO
Slice Utilization Ratio Del	ta : 5

HDL Compilation

=====

=====

Compiling vhdl file "C:/Xilinx91i/xilinx/myprojects/uart_transmitter/uart_transmitter.vhd" in Library work.

*

*

Package <my_package> compiled.

Package body <my_package> compiled.

Entity <trans> compiled.

Entity <trans> (Architecture <behv>) compiled.

×

Design Hierarchy Analysis

______ ======

calyzing hierarchy for entity <trans> in library <work> (architecture <behv>).

 HDL Analysis
 *

 Ilyzing Entity <trans> in library <work> (Architecture <behv>).

 Ity <trans> analyzed. Unit <trans> generated.

 HDL Synthesis
 *

 HDL Synthesis
 *

 Inthesizing Unit <trans>.

 Related source file is

C:/Xilinx91i/xilinx/myprojects/uart_transmitter/uart_transmitter.vhd".

ARNING:Xst:1780 - Signal <clk> is never used or assigned.

ARNING:Xst:737 - Found 8-bit latch for signal <TBR_sig>.

ARNING:Xst:737 - Found 1-bit latch for signal <t_pari>.

ARNING:Xst:737 - Found 5-bit latch for signal <ctrl_word>.

ARNING:Xst - Property "use_dsp48" is not applicable for this technology.

Found 1-bit register for signal <TRE>.

Found 1-bit tristate buffer for signal <TBRE>.

Found 4-bit register for signal <cnt>.

Found 4-bit adder for signal <cnt\$add0000> created at line 272.

Found 4-bit comparator equal for signal <cnt\$cmp_eq0001> created at line 269.

Found 4-bit comparator not equal for signal <cnt\$cmp_ne0000> created at line 269.

Found 4-bit 8-to-1 multiplexer for signal <cnt_limit\$mux0001> created at line 225.

Found 1-bit register for signal <delay<0>>.

Found 1-bit register for signal <go>.

Found 8-bit comparator equal for signal <go\$cmp_eq0001> created at line 204.

Found 4-bit up counter for signal <i>.

Found 1-bit register for signal <Mtridata_TBRE> created at line 282.

Found 1-bit register for signal <Mtrien_TBRE> created at line 282.

Found 8-bit register for signal <old_tbr_sig>.

Found 1-bit xor8 for signal <t_pari\$xor0001> created at line 41.

Found 12-bit register for signal <trans_reg>.

Summary:

inferred 1 Counter(s).

inferred 29 D-type flip-flop(s).

inferred 1 Adder/Subtractor(s).

inferred 3 Comparator(s).

inferred 4 Multiplexer(s).

inferred 1 Xor(s).

inferred 1 Tristate(s). Unit <trans> synthesized.

HDL Synthesis Report

Macro Statistics			
# Adders/Subtractors	: 1		
4-bit adder	: 1		
# Counters	: 1		
4-bit up counter	: 1		
# Registers	: 8		
1-bit register	: 5		
12-bit register	: 1		
4-bit register	: 1		
8-bit register	: 1		
# Latches	: 3		
1-bit latch	: 1		
5-bit latch	: 1		
8-bit latch	: 1		
# Comparators	: 3		
4-bit comparator equal	: 1		
4-bit comparator not equal	: 1		
8-bit comparator equal	: 1		
# Multiplexers	: 1		
4-bit 8-to-1 multiplexer	: 1		
# Tristates	: 1		
1-bit tristate buffer	: 1		
# Xors	:1		
1-bit xor8	: 1		
=======================================			 ====
=====			
	*		
* Advanced HDI	Sunthesis	*	
		8	
T 1' 1 ' C 1' '			

Loading device for application Rf_Device from file '3s500e.nph' in environment C:\Xilinx91i.

Advanced HDL Synthesis Report

Macro Statistics # Adders/Subtractors 4-bit adder

:1 :1

# Counters	: 1
4-bit up counter	: 1
# Registers	: 29
Flip-Flops	: 29
# Latches	: 3
1-bit latch	: 1
5-bit latch	: 1
8-bit latch	: 1
# Comparators	: 3
4-bit comparator equal	: 1
4-bit comparator not equal	: 1
8-bit comparator equal	: 1
# Multiplexers	: 1
4-bit 8-to-1 multiplexer	: 1
# Xors	: 1
1-bit xor8	: 1

======

Low Level Synthesis

*

Optimizing unit <trans> ...

WARNING:Xst:1710 - FF/Latch <trans_reg_11> (without init value) has a constant value of
1 in block <trans>.
WARNING:Xst:1710 - FF/Latch <trans_reg_10> (without init value) has a constant value of
1 in block <trans>.
WARNING:Xst:1710 - FF/Latch <trans_reg_10> (without init value) has a constant value of
1 in block <trans>.
WARNING:Xst:1710 - FF/Latch <trans_reg_10> (without init value) has a constant value of
1 in block <trans>.
WARNING:Xst:1710 - FF/Latch <trans_reg_10> (without init value) has a constant value of
1 in block <trans>.

Mapping all equations... Building and optimizing final netlist ... Found area constraint ratio of 100 (+ 5) on block trans, actual ratio is 1.

Final Macro Processing ...

======

Final Register Report

Macro Statistics	
# Registers	: 31
Flip-Flops	: 31

=======================================					
	========			===========	
======					
* Partitio	on Report		*		
=======================================					
======					
Partition Implementation	n Status				
1					
No Partitions were four	nd in this des	sign.			
		0			
* Final	Report		*		
	============				
Final Results					
RTL Top Level Output I	File Name	· trans nor			
Top Level Output File N					
	: NGC	14115			
Optimization Goal		4			
		u			
Keep Hierarchy	: NO				
Destau Cretistics					
Design Statistics	01				
# IOs	: 21				
Cell Usage :	0.6				
# BELS	: 96				
# INV	: 1				
# LUT2	: 8	•			
# LUT2_D	: 1				
# LUT3	: 15				
# LUT3_D	:1		2		
# LUT4	: 51				
# LUT4_D	: 5				
# LUT4_L	: 8				
# MUXF5	: 6				
# FlipFlops/Latches	: 45				
# FDE	: 13				
# FDR	: 4				
# FDRE	: 6				
# FDSE	: 8				

LD : 5 LDC_1 : 1 LDP_1 : 8 Clock Buffers : 3 BUFGP : 3 IO Buffers : 1 IBUF : 15 OBUF : 2 OBUFT : 1	8
Device utilization summary:	
Selected Device : 3s500efg32	:0-5
Number of Slices: Number of Slice Flip Flops: Number of 4 input LUTs: Number of IOs: Number of bonded IOBs: IOB Flip Flops: Number of GCLKs:	 49 out of 4656 1% 40 out of 9312 0% 90 out of 9312 0% 21 21 out of 232 9% 5 3 out of 24 12%
Partition Resource Summary: 	
	UMBERS ARE ONLY A SYNTHESIS ESTIMATE. NG INFORMATION PLEASE REFER TO THE TRACE PLACE-and-ROUTE.
Clock Information:	
	++
Clock Signal	Clock buffer(FF name) Load ++
	JFGP 31 UFGP 9 30

CRL	BUFGP	5
		+

Asynchronous Control Signals Information:

			++
Control Signal	Buffer(F	FF name)	Load
	++		++
MR	IBUF	9	
			++

Timing Summary:

Speed Grade: -5

Minimum period: 5.686ns (Maximum Frequency: 175.858MHz) Minimum input arrival time before clock: 5.787ns Maximum output required time after clock: 4.040ns Maximum combinational path delay: No path found

Detail:

and values displayed in nanoseconds (ns)


Clock period: 5.	Example 2 Constraints for Clock 'TRC' 686ns (frequency: 175.858MHz) 9 paths / destination ports: 480 / 57	==
Source: i Destination: Source Clock: Destination Cloc Data Path: i_1 to	cnt_0 (FF) TRC rising ck: TRC rising	
FDR:C->Q LUT4:I1->O LUT2:I1->O LUT4:I3->O FDRE:R Total	5 0.612 0.607 old_tbr_sig_not000111 (go_cmp_eq0000) 15 0.612 0.867 cnt_and000011 (trans reg_not0001)	

Total number of	Default OFFSET IN BEFORE for Clock 'TRC' paths / destination ports: 67 / 50	====
Offset: 5.7 Source: S Destination: Destination Cloc	ent_2 (FF)	
Data Path: SFD Cell:in->out	o cnt_2 Gate Net fanout Delay Delay Logical Name (Net Name)	
LUT4:I3->0 LUT4:I1->0 LUT4:I3->0 LUT4:I3->0	11 1.106 0.796 SFD_IBUF (SFD_IBUF) 1 0.612 0.426 cnt_cmp_ne0000199_SW0_SW0 (N626) 2 0.612 0.383 cnt_cmp_ne0000199_SW0 (N606) 1 0.612 0.360 cnt_mux0001<1>29 (cnt_mux0001<1>_map10) 1 0.612 0.000 cnt_mux0001<1>65 (cnt_mux0001<1>) 0.268 cnt_2 cnt_2)
======================================	 5.787ns (3.822ns logic, 1.965ns route) (66.0% logic, 34.0% route) : Default OFFSET IN BEFORE for Clock 'TBRL' 	
Total number of Offset: 3. Source: 7	paths / destination ports: 16 / 9 639ns (Levels of Logic = 3) BR<3> (PAD) t_pari (LATCH) ck: TBRL rising	
LUT4:I0->O	2 1.106 0.532 TBR_3_IBUF (TBR_3_IBUF) 1 0.612 0.509 t_pari_xor000112 (t_pari_xor0001_map6) 1 0.612 0.000 t_pari_xor000126 (t_pari_xor0001) 0.268 t_pari	
Total	3.639ns (2.598ns logic, 1.041ns route) (71.4% logic, 28.6% route)	

Timing constraint: Default OFFSET IN BEFORE for Clock 'CRL' Total number of paths / destination ports: 5 / 5

Offset:1.731ns (Levels of Logic = 1)Source:CTRLWORD<0> (PAD)Destination:ctrl_word_0 (LATCH)Destination Clock:CRL falling
Data Path: CTRLWORD<0> to ctrl_word_0 Gate Net Cell:in->out fanout Delay Delay Logical Name (Net Name)
IBUF:I->O 1 1.106 0.357 CTRLWORD_0_IBUF (CTRLWORD_0_IBUF) LD:D 0.268 ctrl_word_0
Total 1.731ns (1.374ns logic, 0.357ns route) (79.4% logic, 20.6% route)
Total number of paths / destination ports: 4 / 3
Offset:4.040ns (Levels of Logic = 1)Source:TRE (FF)Destination:TRE (PAD)Source Clock:TRC rising
Path: TRE to TRE Gate Net Cell:in->out fanout Delay Delay Logical Name (Net Name)
FDE:C->Q 1 0.514 0.357 TRE (TRE_OBUF) OBUF:I->O 3.169 TRE_OBUF (TRE)
4.040ns (3.683ns logic, 0.357ns route) (91.2% logic, 8.8% route)
CRC : 17.72 / 19.72 s Elapsed : 18.00 / 20.00 s
memory usage is 160540 kilobytes
<pre>deferrors : 0 (0 filtered)</pre>
<<>>

Xilinx synthesis tool created the following design. Top level block diagram.



Block Diagram



1.4 Writing Test Bench.

In the test bench generated 160 MHz. I wrote in the data in to the UART Transmitter and read **t** back to verify data can be written and read correctly. The simulation result is shown below.

BMM File IP (Coregen & Architecture Wizard) MEM File Schematic Implementation Constraints File State Diagram	File name:				
▲ Test Bench WaveForm ■ User Document	uart_transmitter_tb.vhd				
Verilog Module Verilog Test Fixture VHDL Module	Location:				
	C:\Users\zooper				
VHDL Ubrary VHDL Package Way VHDL Test Bench					
	Add to project				
More Info	< Back Next > Cancel				

- Company: Near East University
- Engineer: Nadeem Hassan
- Create Date: 11:07:59 03/26/2008
- Design Name: trans
- Module Name: C:/Xilinx91i/xilinx/myprojects/uart_transmitter/uart_transmitter_tb.vhd
- Project Name: uart_transmitter
- Target Device:
- Tool versions:
- Description:

--

- VHDL Test Bench Created by ISE for module: trans
- Dependencies:
- ----
- Revision:
- Revision 0.01 File Created
- Additional Comments:
- -

```
- Notes:
```

- This testbench has been automatically generated using types std_logic and

- std_logic_vector for the ports of the unit under test. Xilinx recommends

- that these types always be used for the top-level I/O of a design in order

-- to guarantee that the testbench will bind correctly to the post-implementation

-- simulation model.

LIBRARY ieee; USE ieee.std_logic_1164.ALL; USE ieee.std_logic_unsigned.all; USE ieee.numeric_std.ALL;

ENTITY uart_transmitter_tb_vhd IS END uart_transmitter_tb_vhd;

ARCHITECTURE behavior OF uart_transmitter_tb_vhd IS

-- Component Declaration for the Unit Under Test (UUT) COMPONENT trans PORT(TRC : IN std_logic; MR : IN std_logic; TBRL : IN std_logic; SFD : IN std_logic; CRL : IN std_logic; CTRLWORD : IN std_logic_vector(4 downto 0); TBR : IN std_logic_vector(7 downto 0); TRE : OUT std_logic; TBRE : OUT std_logic; TRO : OUT std_logic); END COMPONENT;

```
--Inputs

SIGNAL TRC : std_logic := '0';

SIGNAL MR : std_logic := '1';

SIGNAL TBRL : std_logic := '0';

SIGNAL CRL : std_logic := '0';

SIGNAL CTRLWORD : std_logic_vector(4 downto 0) := (others=>'0');

SIGNAL TBR : std_logic_vector(7 downto 0) := (others=>'0');
```

--Outputs SIGNAL TRE : std_logic; SIGNAL TBRE : std_logic; SIGNAL TRO : std_logic;

BEGIN

-- Instantiate the Unit Under Test (UUT) uut: trans PORT MAP(TRC => TRC, MR => MR, TBRL => TBRL, SFD => SFD, CRL => CRL, CTRLWORD => CTRLWORD, TBR => TBR, TRE => TRE, TBRE => TBRE, TRO => TRO

);

-- Please ensure that the constant PERIOD is defined prior to the

-- begin statement in the architecture. Refer to the PERIOD Constant Template

-- for more info.

TRC <= not TRC after 10 ns;

tb : PROCESS BEGIN

-- Wait 100 ns for global reset to finish wait for 100 ns;

MR<='0'; TBRL<='0'; CRL<='1'; CTRLWORD<="11010"; TBR<="10101010"; -SFD<='1'; wait for 500 ns; -CRL<='0'; -MR<='0';

wait for 500 ns; TBR<="10101010"; -- Place stimulus here

> wait; -- will wait forever END PROCESS;

END;

<<>>>

1.5 Simulating.

Thave created a test bench to the UART Transmitter. In this test bench I wrote in to the UART Transmitter and read the data for final proof reading.

7000 ns Itrc 1 Imr 0 Itrl 0 Itrl 0 Itrl 0 Itrl 0 Itrl 0 Itrl 1 Itrl 5/h Itrl 5/h Itrl 5/h				4000 	6000
off tbrl 0 off sfd 0 off crf 1 off crf/4:0] 5%			AUTUUU		UNVII.
o tbrl 0 o sfd 0 o crl 1 o crl/sfd 5%			 		
Image: crl 1 Image: crl 5%					
2 84 ctriword[4.0] 5'h			 		
2 84 ctriword[4.0] 5'h					
	h1A [5]χ		5'n1A		
	hAA X		S'hAA		
o tre 1		1	01124		
o tbre 1		[
o tro 1	The second secon				

Cam transmitting AA which is 1010 1010 So according to my simulated result i have

The code is like;

0101010101

here,

oon l	Start2	Parity	А	А	End
	0	0	1010	1010	1

CHAPTER 2

Xilinx-ISE-

11. ISE General Information

21.1. Xilinx ISE Overview

The Integrated Software Environment (ISETM) is the Xilinx® design software suite that allows us to take our design from design entry through Xilinx device programming. The SE Project Navigator manages and processes our design through the following steps in the SE design flow.

11.2. Design Entry

Design entry is the first step in the ISE design flow. During design entry, we create our source files based on our design objectives. We can create our top-level design file using a Hardware Description Language (HDL), such as VHDL, Verilog, or ABEL, or using a schematic. We can use multiple formats for the lower-level source files in our design. If we are working with a synthesized EDIF or NGC/NGO file, we can skip design entry and synthesis and start with the implementation process.

21.3. Synthesis

After design entry and optional simulation, we run synthesis. During this step, VHDL, Verilog, or mixed language designs become netlist files that are accepted as input to the implementation step.

1.4. Implementation

After synthesis, we run design implementation, which converts the logical design into a physical file format that can be downloaded to the selected target device. From Project Navigator, we can run the implementation process in one step, or we can run each of the implementation processes separately. Implementation processes vary depending on whether are targeting a Field Programmable Gate Array (FPGA) or a Complex Programmable Logic Device (CPLD).

21.5. Verification

We can verify the functionality of our design at several points in the design flow. We can use simulator software to verify the functionality and timing of our design or a portion of our design. The simulator interprets VHDL or Verilog code into circuit functionality and Esplays logical results of the described HDL to determine correct circuit operation. Simulation allows us to create and verify complex functions in a relatively small amount of one. We can also run in-circuit verification after programming the device.

11.6. Device Configuration

After generating a programming file, we configure our device. During configuration, e generate configuration files and download the programming files from a host computer to Kilinx device. Xilinx ISE Overview Architecture Support.

21.7. Architecture Support.

The ISE[™] software supports the following device families.

FPGAs	CPLDs	
Spartan [™] -II	CoolRunner™ XPLA3	
Spartan-IIE	CoolRunner-II	
Spartan-3	XC9500™	
Spartan-3A	XC9500XL	
Spartan-3E	XC9500XV	
Spartan-3L		
Virtex™		
Virtex-E		
Virtex-II		
Virtex-II Pro		
Virtex-II Pro X		
Virtex-4		
Virtex-5		

Operating System Support.

The ISETM software is supported on the following operating systems.

Operating System	Versions
Mindows®	 Windows XP® Professional 32-bit/64-bit Windows 2000® Professional
Solaris®	Solaris 9Solaris 10
Linux	 Red Hat® Enterprise WS 3.0 32-bit/64-bit Red Hat Enterprise WS 4.0 32-bit/64-bit

2.2. Using Project Navigator

1. Project Navigator Overview

Project Navigator organizes our design files and runs processes to move the design from sign entry through implementation to programming the targeted Xilinx® device. Project vigator is the high-level manager for our Xilinx FPGA and CPLD designs, which allows us do the following:

Add and create design source files, which appear in the Sources window Modify the source files in the Workspace Run processes on the source files in the Processes window View output from the processes in the Transcript window

2. Project Navigator Main Window

The following figure shows the Project Navigator main window, which allows to canage our design starting with design entry through device configuration.

Xilime - ISE - E-Docta Xalima (designs) disputience (disputience disputience) Ele Edit Yew Popiet Source Process Window Help D 沙日日 文田日 〇日 〇日<			**		÷8	اما۔ اہا۔ * ہے ارض n
X	💥 FPGA Design Sur	maiy 🔺	1	D	IGVIDENC	Project Statu
Sources for: Synthesis/Implemer Number of, LUTs	Design Overview		Project File:	digvider	·····	Current Sta
- ☐ digvidenc	- DIOB Properties	nts	Module Name:	dve_cci	ir_top	• Erroi
-V du dve_ccie_top (dve_ccie_top v)	Pinout Report		Target Device:	xc4vfx1	2·12sf363	• Wan
V) prescaler - dve_ccir_mit&/3(dve_ccir_mit&/3) V) - (V) - HRIMA EIR - dva onig (a (dva onig firu)) Sources on the second	Errors and Warning 	ages	Product Version:	ISE 8.2i		• Upd
Sources 20 Shapshots U Libitaires	- 🖉 Map Messages	e Messages			Device III	ilization Sum
	- 🗹 Timing Messag		Logic Utili		Used	Available
Processes: Add Existing Source	- 🖸 Bilgen Message		Number of S Flops	lice Flip	522	10,944
Create New Source View Design Summary Design Utilities	Project Properties	ad Design Summary	Number of 4 LUTs	input	1,532	10,944
Sector Straints	- D Enable Messag	e Filtering	Logic Dist	ribution		
E Sunhesize XST	Enhanced Design Sum	nary Contents	Number of o Slices		939	5,472
Generate Programming File Update Bitstream with Processor Data	Show Partition		Number of containing of logic		939	939
	─ ☑ Show Failing C □ Show Clock Re		Number of	Slices	, •	939
L Processes	🗶 Design Summary	1-			-	···· ··
Process "Generate Post-Place 6 Route Sta Started : "Launching ISE Text Editor to Console Encose Manings Editoria			sfuliy		-	ป้

Figure 1.1 Main Window of Project Navigator

- I Toolbar
- 2 Sources window
- 3 Processes window
- Workspace
- 5 Transcript window

2.2.3. Using the Sources Window

The first step in implementing our design for a Xilinx® FPGA or CPLD is to assemble the design source files into a project. The Sources tab in the Sources window shows the source files us create and add to our project, as shown in the following figure.

	Preserve	-
	4	uud
_C	routing	
	inherit(routing	וב
ooi		-
	_c dv 1,281 /e R	dv 1,281 inherit(routing /e R ·

Figure 1.2 Sources Window

The Design View ("Sources for") drop-down list at the top of the Sources tab allows to view only those source files associated with the selected Design View (for instance, thesis/Implementation). The "Number of" drop-down list, Resources column, and eserve column are available for designs that use Partitions.

The Sources tab shows the hierarchy of our design. We can collapse and expand the els by clicking the plus (+) or minus (-) icons. Each source file appears next to an icon that its file type. The file we select determines the processes available in the Processes dow. We can double-click a source file to open it for editing in the Workspace. For mation on the different file types, you can change the project properties, such as the family to target, the top-level module type, the synthesis tool, the simulator, and the metaded simulation language.

Depending on the source file and tool we are working with, additional tabs are available in Sources window:

- Always available: Sources tab, Snapshots tab, Libraries tab
- Constraints Editor: Timing Constraints tab
- Floorplan Editor: Translated Netlist tab, Implemented Objects tab
- Schematic Editor: Symbols tab
- Technology Viewer: Design tab
- Timing Analyzer: Timing tab

2.2.4. Using the Processes Window

The Processes tab in the Processes window allows us to run actions or "processes" on the source file we select in the Sources tab of the Sources window. The processes change according to the source file we select. The Process tab shows the available processes in a hierarchical view. We can collapse and expand the levels by clicking the plus (+) or minus (-) icons. Processes are arranged in the order of a typical design flow: project creation, design entry, constraints management, synthesis, implementation, and programming file creation.

Depending on the source file and tool we are working with, additional tabs are available in the Processes window:

- Always available: Processes tab
- Floorplan Editor: Design Objects tab, Implemented Selection tab
- ISE Simulator: Hierarchy Browser tab
- Schematic Editor: Options tab
- Timing Analyzer: Timing Objects tab




Figure 1.3 Process Window

2.2.5. Process Types

The following types of processes are available as we work on our design:

• Tasks 🖓

When we run a task process, the ISE software runs in "batch mode," that is, the software processes our source file but does not open any additional software tools in the Workspace. Output from the processes appears in the Transcript window.

• Reports

Most tasks include report sub-processes, which generate a summary or status report, for instance, the Synthesis Report or Map Report. When we run a report process, the report appears in the Workspace.

• Tools 🖾

When we run a tools process, the related tool launches in standalone mode or appears in the Workspace where we can view or modify our design source files. The icons for tools processes vary depending on the tool. For example, the Timing Analyzer icon is shown above.

2.2.6. Process Status

As we work on our design, we may make changes that require some or all of the processes to be rerun. For example, if we edit a source file, it may require that the Synthesis process and all subsequent process be rerun. Project Navigator keeps track of the changes we make and shows the status of each process with the following status icons:

Running 🔾

This icon shows that the process is running.

• Up-to-date 🔘

This icon shows that the process ran successfully with no errors or warnings and does not ceed to be rerun. If the icon is next to a report process, the report is up-to-date; however, consociated tasks may have warnings or errors. If this occurs, we can read the report to determine the cause of the warnings or errors.

Warnings reported \triangle

This icon shows that the process ran successfully but that warnings were encountered.

Errors reported 🔘

This icon shows that the process ran but encountered an error.

• Out-of-Date 🕜

This icon shows that we made design changes, which require that the process be rerun. If this icon is next to a report process, we can rerun the associated task process to create an up-to-date version of the report.

No icon

If there is no icon, this shows that the process was never run.

12.7. Running Processes

To run a process, we can do any of the following:

Double-click the process, right-click while positioned over the process, and select Run from the popup menu, as shown in the following figure.

Run	
Reru	Π
Reru	n All
Stop	
Oper	n Without Updating
Prop	erties

Figure 1.3 Pop-Up Menu for Run

Select the process, and then click the Run toolbar button II.

To run the Implement Design process and all preceding processes on the top module
 for the design, select Process > Implement Top Module, or click the Implement
 Top Module toolbar button 4.

When we run a process, Project Navigator automatically processes our design as follows: Automatically runs lower-level processes. When we run a high-level process, Project Navigator runs associated lower-level processes or sub-processes. For example, if we run Implement Design for our FPGA design, all of the following sub-processes run: Translate Map, and Place & Route.

• Automatically runs preceding processes

When we run a process, Project Navigator runs any preceding processes that are required, thereby "pulling" our design through the design flow. For example, to pull our design through the entire flow, double-click Generate Programming File.

Automatically runs related processes for out-of-date processes.

If we run an out-of-date process, Project Navigator runs that process and any related processes required to bring that process up to date. It does not necessarily run all preceding processes. For example if we change our UCF file, the Synthesize process remains up to date, but the Translate process becomes out of date. If we run the Map process, Project Navigator runs Translate but does not run Synthesize. For more information on running processes, including additional Process menu commands.

2.2.8. Setting Process Properties

Most processes have a set of properties associated with them. Properties control specific options, which correspond to command line options. When properties are available for a process, we can right-click while positioned over the process and select Properties from the popup menu, as shown in the following figure.



Figure 1.4 Pop-Up Menu for Properties

When we select Properties, a Process Properties dialog box appears, with standard properties that we can set. The Process Properties dialog box differs depending on the process select.

After we become familiar with the standard properties, we can set additional, dvanced properties in the Process Properties dialog box; however, setting these options is *not* recommended if we are just getting started with using the ISE software. When we enable the advanced properties, both standard and advanced properties appear in the Process Properties dialog box.

2.2.9. Using the Workspace

When we open a project source file, we open the Language Templates, or run certain processes, such as viewing reports or logs, the corresponding file or view appears in the Workspace. We can open multiple files or views at one time. Tabs at the bottom of the Workspace show the names for each file or view. A tab is clicked to bring it to the front.

To open a file or view in a standalone window outside of the Project Navigator Workspace, the Float toolbar button is used. To dock a floating window, the Dock toolbar button is used.

Float 🛄

Dock

The Dock toolbar button is only available from the floating window.

2.2.10. Using the Transcript Window

The Console tab of the Transcript window shows output messages from the processes we run. If a line number appears as part of the message, we can right-click the message and select Goto Source to open the source file with the appropriate line number highlighted.

Warning 🔟

• Error 🕲

Depending on the source file and tool we are working with, additional tabs are available in the Transcript window:

• Always available: Console tab, Errors tab, Warnings tab, Tcl Console tab, Find in Files tab.

• ISE Simulator: Simulation Console tab.

RTL and Technology Viewers: View by Name tab, View by Category tab.

2.2.11. Using the Toolbars

Toolbars provide convenient access to frequently used commands. To execute a command a toolbar button click once on. To see a short popup description of a toolbar button, be mouse pointer is holding over the button for about two seconds. A longer description pears in the status bar at the bottom of the main window.

For Help on a toolbar button, the Help toolbar button **N** is clicked, and then the **bolbar** button is clicked for which we want Help. For more information on getting Help, we **bould** see Using Xilinx Help.

2.3. Working with Projects

2.3.1. Creating a Project

Project Navigator allows us to manage our FPGA and CPLD designs using an ISETM project, which contains all the files related to our design. First, we must create a project and then add source files. With our project open in Project Navigator, we can view and run processes on all the files in our design. Project Navigator provides a wizard to help us create a project, as follows.

To Create a Project

Select File > New Project.

- 2. In the New Project Wizard Create New Project page, steps are as follows:
 - In the Project Name field, we enter a name for the project. It follows the naming conventions described in File Naming Conventions.
 - In the Project Location field, we enter the directory name or browse to the directory.
 - In the Top-Level Source Type drop-down list, we select one of the following:

HDL

We select this option if our top-level design file is a VHDL, Verilog, or ABEL (for CLDs) file. An HDL Project can include lower-level modules of different file types, such as CLL files, schematics, and "black boxes," such as IP cores and EDIF files.

Schematic

We select this option if our top-level design file is a schematic file. A schematic **mject** can include lower-level modules of different file types, such as HDL files, other **chematics**, and "black boxes," such as IP cores and EDIF files. Project Navigator **chematically** converts any schematic files in our design to structural HDL before **chematics**, as described in step 5.

EDIF

Select this option if you converted your design to this file type, for example, using a gathesis tool. Using this file type allows you to skip the Project Navigator synthesis process and to start with the implementation processes.

NGC/NGO

This option is selected if the design is converted to this file type, for example, using a **gen**thesis tool. Using this file type allows us to skip the Project Navigator synthesis process **and** start with the implementation processes.

- 3. Click Next.
- 4. If we are creating an HDL or schematic project, we skip to the next step. If we are creating an EDIF or NGC/NGO project, we should do the following in the Import EDIF/NGC Project page:

In the Input Design field, we enter the name of the input design file, or browse to the file and it is selected.

- Select Copy the input design to the project directory to copy our file to the project directory. If we do not select this option, our file is accessed from the remote location.
- In the Constraint File field, we should enter the name of the constraints file, or browse to the file and select it.

Select Copy the constraints file to the project directory to copy our file to the project directory. If we do not select this option, our file is accessed from the remote *location.*

Click Next.

5. In the Device Properties page, we should set the following options. These settings affect other project options, such as the types of processes that are available for our design.

Product Category

Family

To target a Spartan- $3L^{TM}$ device, Spartan- 3^{TM} should be selected as the family. When ceating an EDIF project, the device family information is read from our EDIF project file, and changing the device family is *not* recommended.

Device

To target a Spartan-3L device, device that ends in 1 should be selected, such as **163**\$20001.

Package

Speed

Top-Level Source Type

This is automatically set.

Synthesis Tool

We select one of the following synthesis tools and the HDL language for our project. VHDL/Verilog is a mixed language flow. If we plan to run behavioral simulation, our simulator must support multiple language simulation.

XST (Xilinx® Synthesis Technology)

XST is available with ISE Foundation[™] software installations. It supports projects that include schematic design files and projects that include mixed language source files, such vHDL and Verilog sources files in the same project. For more information, see.

Synplify and Synplify Pro (Synplicity®, Inc.)

The Synplify® software does *not* support projects that include mixed language source files. The Synplify Pro® software supports projects that include mixed language source files, such as VHDL and Verilog sources' files in the same project. The Synplify and Synplify Pro software do *not* support projects that include schematic design files.

LeonardoSpectrum (Mentor Graphics®, Inc.)

The LeonardoSpectrum[™] software supports projects that include schematic design files. It does *not* support projects that include mixed language source files, such as VHDL and Verilog sources files in the same project.

Precision (Mentor Graphics[®], Inc.)

The Precision® software supports projects that include schematic design files and projects that include mixed language source files, such as VHDL and Verilog sources files in the same project.

Simulator

We select one of the following simulators and the HDL language for simulation. The language we select determines the default language in which to generate simulation netlists and other generated files that affect simulation. We can also select the language in which to generate files by setting process properties as described in Setting Process Properties.

ISE Simulator (Xilinx®, Inc.)

This simulator allows us to run integrated simulation processes as part of our ISE design flow.

ModelSim (Mentor Graphics[®], Inc.)

We can run integrated simulation processes as part of our ISE design flow using any of the following ModelSim® editions: ModelSim Xilinx Edition (MXE), ModelSim MXE Starter, ModelSim PE, or ModelSim SETM.

NC-Sim (Cadence®, Inc.)

The NC-Sim simulator is not integrated with ISE and must be run standalone.

VCS (Synopsys[®], Inc.) The VCS[®] simulator is not integrated with ISE and must be run standalone.

Others

We select this option if we do not have ISE Simulator or ModelSim installed or if we ant to run simulation outside of Project Navigator. This instructs Project Navigator to fisable the integrated simulation processes for our project.

Enable Enhanced Design Summary

We select this option to show the number of errors and warnings for each of the Detailed Reports in the Design Summary.

Enable Message Filtering

We select this option to show the number of messages we filtered in the Design Summary. We must enable this option, filter messages, and then run the software to show the sumber of filtered messages.

Display Incremental Messages

We select this option to show the number of new messages for the most recent software run in the Design Summary. We must enable this option and then run the software to show the rumber of new messages.

- The are creating an EDIF or NGC/NGO project, we should skip to step 8. If we are creating an HDL or schematic project, we click Next, and optionally, we create a new source file for our project in the Create New Source page. We can only create one new source file while creating a new project. We can create additional new sources after project is created.
- Click Next, and optionally, add existing source files to our project in the Add Existing Sources page.
- Clock Next to display the Project Summary page.
- Clock Finish to create the project.

refer, we can create a project using the New Project dialog box instead of the New refer, we can create a project using the New Project dialog box, we should deselect references dialog box, we should deselect be a sew project wizard option in the ISE General Options page of the Preferences dialog

Expect

All source files related to the project appear in the Project Navigator Sources tab. Navigator manages our project based on the project properties (top-level module type, synthesis tool, and language) we selected when we created the project. It all the parts of our design and keeps track of the processes necessary to move the design entry through implementation to programming the targeted Xilinx device. The target of the project properties, we see Changing Project, Source, and Properties.

What to Do Next

We can perform any of the following:

To create and add source files to our project.

To add existing source files to our project.

To run processes on our source files.

13.2. Working with Snapshots

A snapshot is a read-only copy of the current project that allows us to do the following:

- To save different versions of our project for comparison
- Revert to a previously saved version of our project

A snapshot includes all of the files and directories in the project directory, such as source Sees, implementation files, and process files. Archiving is similar to using snapshots. Sowever, archives are stored in ZIP files and cannot be opened within Project Navigator, subout first being unzipped outside of Project Navigator.

bat to Do First

We open a project in Project Navigator.

Create a Snapshot

- Select Project > Take Snapshot.
- In the Take a Snapshot of the Project dialog box, we enter a name for our snapshot in the Snapshot Name field.
- In the Comment field, we add any notes related to this version of our project.
 Comments are optional.

Click OK.

If our project includes source files that resides outside of the project directory, these **source** files are copied to a remote sources directory in the snapshot.

To View a Snapshot

- In the Sources window, we click the Snapshots tab.
- In the Snapshots tab, we select the desired snapshot.
- Select Source > Open to view the hierarchy of our design, or click the plus (+) or minus (-) icons to collapse and expand the levels. We can double-click a source file to open it for viewing in the Project Navigator Workspace.

To Rename a Snapshot or to Add Comments

- 0.00
 - In the Snapshots tab, we select the top-level directory of the snapshot.
 - Select Source > Properties.
 - In the Snapshot Properties dialog box, we change the snapshot name or add comments.
 - Click OK.

To Remove a Snapshot

Caution! Snapshots are deleted from the disk when removed from a project.

- In the Snapshots tab, we select the top-level directory of the snapshot to delete.
- Select Source > we remove, or press the Delete key on the keyboard.
- Click Yes to delete the snapshot directory from our disk.

To Replace the Project with a Snapshot

Caution! This procedure replaces the project with a saved snapshot version. Our project is *rwritten* unless we take a snapshot of it before we replace it.

The following procedure describes how to revert to a previously saved version of our project:

- In the Snapshots tab, we select the top-level directory of the snapshot.
- Select Project > Make Snapshot Current.
- Because this procedure overwrites our current project, we are prompted to save our current project as a snapshot. Click Yes to save the current project as a snapshot, or No to overwrite the current project without saving it as a snapshot.

The current project in the Sources tab is replaced by the selected snapshot. In addition, the original snapshot also remains intact in the snapshots directory. If our snapshot included remote sources in a remote sources directory, the remote sources directory is automatically copied to the project directory. However, the restored project maintains the links to the remote location of the source files, not to the files in the remote sources directory. If we want to work with the snapshot version of the remote source files, we must manually copy them from the remote sources directory to the remote location.

What to Expect

Each snapshot is stored in a separate directory named with the Snapshot Name we specified. These directories are located in the snapshots directory under the top-level directory for the associated project. In the Project Navigator, each snapshot is shown in the Snapshots tab.

2.4. Working with Projects Source File

2.4.1. Creating a Source File

A source file is any file that contains information about a design. Project Navigator provides a wizard to help us create new source files for our project. If we are targeting a Spartan-3A or Virtex-5 device, we can use the New Source Wizard to pre-assign package pins for an empty project. For details, Pre-Assigning Package Pins in the New Source Wizard.

What to Do First

Open a project in Project Navigator.

To Create a Source File

- Select Project > New Source.
- In the New Source Wizard, we select the type of source we want to create. Different source types are available depending on our project properties (top-level module type, device type, synthesis tool, and language). Some source types launch additional tools to help us create the file, as described in Source File Types.
- We enter a name for the new source file in the File Name field. Then we follow the naming conventions described in File Naming Conventions.

- In the Location field, we enter the directory name or browse to the directory.
- We select Add to Project to automatically add this source to the project. State machines created with StateCAD cannot be automatically added to the project. We must add them manually.
- Click Next.
- If we are creating a source file that needs to be associated with an existing source file, we should select the appropriate source file, and click Next. If this does not apply, skip to the next step.
- In the New Source Information window, we can read the summary information for the new source, and we click Finish.

After we click Finish, the New Source wizard closes. In some cases, a related tool is launched in which we can finish creating our file. After the source file is created, it appears in the Project Navigator Sources tab. If we selected Add to Project when creating the source file, the file is automatically added to the project.

2.4.2. Source File Types

The following table shows the source file types that appear in the Project Navigator Sources tab. Available source types vary depending on our project properties (top-level module type, device type, synthesis tool, and language). The last column describes what to expect when creating the file with the New Source wizard and, if applicable, includes the tool launched when using the New Source wizard or when editing the file from Project Navigator.

		Tabl	e 1.3 Source File Types	3
File Type	Extension	Icon	Description	New Source Wizard
				Behavior/Tool Launched
ABEL Test	.abv	A)	Describes input	Associates the file with the top-
Vector			stimulus and	level module and opens the
			expected outputs for	empty vector file in the text
			logic simulation of	editor we specify in the Editor
			ABEL design code.	Options page of the
				Preferences dialog box.
ABEL-HDL	.abl	R.	Contains ABEL	Allows you to specify your pin

Module

design code.

٩.,

Сu

E

Block RAM Memory Map BMM File)

Chipscope Definition and Connection CDC File)

.cdc

.bmm

Used in PowerPCTM and MicroBlazeTM processor designs to describe the organization of Block RAM memory. Note Only one BMM Module is allowed per project. Contains generic information about the trigger and data

ports of the

ChipScopeTM core.

names and opens the file in the text editor we specify in the Editor Options page of the Preferences dialog box. Opens the file in the text editor we specify in the Editor Options page of the Preferences dialog box. The CPU executable code is automatically inserted in the configuration file during design implementation.

Adds the file to the project. Double-click the CDC file in the Sources tab to run the implementation process and launch the ChipScope ProTM Core Inserter. For details, see the ChipScope Pro Debugging Overview.

ChipScope Pro must be installed for this source type to be available.

N/A

Must be generated by a thirdparty design entry tool and added to the project.

We can only add an EDIF file as a top-level module, not as a lower-level module. If you are using hierarchical EDIF files, lower-level EDIF files are

Electronic Data Interchange Format (EDIF)

.edn, .edf, .edif, .sedif

Specifies the design netlist in an industry standard file format.

				automatically processed during
				the implementation process.
ELF	.elf	ELF	Contains an	N/A
			executable CPU	Must be generated by the
			code image.	Data2MEM command line tool
			Only one ELF file is	and added to the project.
			allowed per project.	
Embedded	.xmp	C	Contains predefined	Launches the Xilinx Platform
Processor			logic functions.	Studio in which we can define
				the embedded processor system
				portion of our design. For
				details, see the Embedded
				Development Kit
				Documentation.
I/O Pin	.ucf and .v		Allows us to create	The I/O pin assignment data
Assignments	or .vhd		and add a UCF file	displays in the Floorplan View
			with I/O pin data	and Package View in the
			and add a template	Workspace. Pin assignments
			HDL file to an	are saved in the UCF, which is
			empty project.	added to the project and
				associated with the template
				HDL file. The output HDL file
				displays in the ISE Text Editor
				in the Workspace. This feature
				is only supported for
			5	Spartan TM -3A and Virtex TM -5
				devices. For details, Pre-
				Assigning Package Pins in the
				New Source Wizard.
Implementation	.ucf	U C R	Contains user-	Adds the file to the project.
Constraints File			specified logical	Double-click the UCF file in
also known as			constraints.	the Sources tab, or double-click
User Constraints				a Constraints Entry process in
File (UCF)				the Processes tab to open the

				file. For details, see Constraints Entry Methods.
(Architecture Wizard)	.xaw	*	Contains predefined logic functions that configure architecture features or modules.	Launches one of the Xilinx Architecture Wizards in which we can define our IP. For details, see Working with Architecture Wizard IP.
P (CoreGen)	.xco	4	Contains predefined logic functions.	Launches the Xilinx CORE Generator [™] software in which we can define your IP. For details, see Working with CORE Generator IP.
Memory Definition (MEM File)	.mem	(Langer and Langer and Lange	Used to define the contents of memory (RAMB4 and RAMB16). Only one MEM file is allowed per project.	Opens the file in the text editor we specify in the Editor Options page of the Preferences dialog box. The CPU executable code is automatically inserted in the configuration file during design implementation.
Project	.ise	(e)	Contains process property settings, status, and information for managing the ISE [™] project.	N/A
Schematic	.sch	Q	Contains a schematic design.	Opens the schematic file in the Project Navigator Workspace. For details, see the Schematic Overview.
State diagram	.dia	€}	Contains a state diagram file.	Launches StateCAD in which we can define your state diagram. For details, see Working with State Machines.

			01	NT/A
Targeted device,	N/A		Shows the targeted	N/A
package, and			device, package, and	
speed grade			speed grade.	
Test Bench	.tbw	L	Contains a graphical	Prompts you to associate the
Waveform			representation of a	file with a source and opens the
			test bench that can	Test Bench Waveform Editor
			be converted to an	in the Project Navigator
			HDL test bench or	Workspace with the signals
			test fixture.	populated. For details, see the
				ISE Simulator Help. This file is
				for use with the Xilinx® Test
				Bench Waveform Editor only.
Undefined	N/A	2	Contains an	N/A
			instantiated module	
			that has not been	
			added to the ISE	
			project but is	
			referenced by a	
			source file in the	
			ISE project.	
User Document	.doc, .txt,		Contains user	N/A
	.wri		information that is	Must be added to the project.
			not implemented	
			with the project, for	
			example, supporting	
			documentation.	
Verilog Module	.v		Contains Verilog	Opens the file in the text editor
and the second second			design code.	we specify in the Editor
				Options page of the
				Preferences dialog box.
Verilog Test	.v		Defines the stimulus	Prompts you to associate the
Fixture		1	to the ports of an	file with a Verilog source
and it to use			HDL file.	module and then opens a
			0.000	skeleton test bench file in the
				STILLEVOL VEST SWALVA AAL AAL VAV

				text editor you specify in the
				Editor Options page of the
				Preferences dialog box.
VHDL Library	.vhd	D	Contains a	Adds a new directory to the
			collection of VHDL	vhdl library directory in the
			packages.	Libraries tab.
VHDL Module	.vhd	U'Ho	Contains VHDL	Opens the file in the text editor
			design code.	we specify in the Editor
				Options page of the
				Preferences dialog box.
VHDL Package	.vhd	P	Contains definitions,	Opens the file in the text editor
			macros, sub-	we specify in the Editor
			routines,	Options page of the
			supplemental types,	Preferences dialog box.
			subtypes, constants,	
			functions, and other	
			files.	
VHDL Test	.vhd	ů+a	Defines the stimulus	Prompts we to associate the file
Bench			to the ports of an	with a VHDL source and then
			HDL file.	opens a skeleton test bench file
				in the text editor we specify in
				the Editor Options page of the
				Preferences dialog box.

2.4.3. Adding a Source File to a Project

Project Navigator allows us to add an existing source file to a project. The source file can reside in the project directory or in a remote directory. If we generated our source file using the New Source wizard and selected Add to Project, we do not need to add the source file to our project; it is automatically part of our project. The only exception is state diagrams, which must be added manually.

If we want to copy a source file from a remote directory to our project directory and add it to our project, use the Add Copy of Source command instead, as described in Adding a Copy of a Source File to a Project. If we are working with CORE Generator[™] or Architecture Wizard IP, we must use the Add Copy of Source command to copy the IP core and associated

files that reside in a remote directory to our local project directory. The files will not simulate or implement correctly if we add them as remote source files.

What to Do First

Open a project in Project Navigator.

To Add a Source File to a Project

• Select Project > Add Source.

Alternatively, we can double-click Add Existing Source in the Processes tab.

- In the Add Existing Sources dialog box, we browse to the source file and we select it.
- Click Open.
- In the Adding Source Files dialog box, we select the Design View in which we want the source file to appear.

If we want to change the Design View association after the source file has been added, select the source file in the Sources tab, and then select Source > Properties.

• Click OK.

What to Expect

The source file is added to your project, and the file appears as part of the design hierarchy in the Sources tab. If you added a remote source, the directory path appears with the file name.

If the source file you added refers to files that have *not* been added to the project, the file names appear in the design hierarchy as undefined files 2. You must add the referenced files to the project for the ISE software to track changes to the files.

We cannot add fixed netlist IP to an ISE project. However, you must include the IP cores in your project directory to use them in your project.

1.4.4. Adding a Copy of a Source File to a Project

Project Navigator allows us to copy a source file from a remote directory to our project directory and then, add it to our project as follows. If we want to leave the source file in the remote directory and add it to our project, see Adding a Source File to a Project.

What to Do First

Open a project in Project Navigator.

To Add a Copy of a Source File to a Project

Select Project > Add Copy of Source.

In the Add Existing Sources dialog box, browse to the source file and select it.

Click Open.

In the Adding Source Files dialog box, select the Design View in which we want the source file to appear.

If we want to change the Design View association after the source file has been added, select the source file in the Sources tab, and then select Source > Properties. Click OK.

What to Expect

The copy of the source file is placed in the project directory and is added to our project. The file appears as part of the design hierarchy in the Sources tab. If the source file we added refers to files that have not been added to the project, the file names appear in the design hierarchy as undefined files. We must add the referenced files to the project for the ISE software to track changes to the files.

Note: Some support files, such as CORE Generator wrapper and symbol files, are automatically copied to the project directory when we copy the source file.

2.4.5. Editing a Source File

After we create a source file, we can edit it using the ISETM software.

What to Do First

Open a project in Project Navigator.

To Edit a Source File

In the Sources tab, select a Design View from the drop-down list. Double-click the source file. Edit the file in the tool that appears. Each source type launches a different tool to belp us to edit the file, as described in Source File Types. See the Help provided with each tool for detailed information.

Step3- What to Expect

After we edit the source file, you may need to rerun certain processes to bring the project up-to-date, as described in Running and Stopping Processes.

2.4.6. Removing Files from a Project

We can remove files from a project that we no longer need. The file is removed from the project, but is not deleted from our disk.

Caution! When we remove snapshots, the snapshot directory *is* deleted from the disk. For details, see Working with Snapshots.

What to Do First

Open a project in Project Navigator.

To Remove a Source File from a Project.

In the Sources tab, select a Design View from the drop-down list.

Select the file to remove.

Select Source > Remove, or press the Delete key on the keyboard.

Click yes to remove the file from our project.

What to Expect

The file is removed from our project. Removing a source file may alter the status for certain processes in the Processes tab. We may need to rerun certain processes to bring the project up-to-date, as described in Running and Stopping Processes.

2.4.7. Working with VHDL Libraries

VHDL library files allow us to store commonly used packages and entities that we can use in our VHDL files. A VHDL package file contains common design elements that we can use in the VHDL file source files that make up our design. We use the following procedures to create VHDL libraries and package files and to move package files from one library to another.

What to Do First

Open a project in Project Navigator.

To Reference a VHDL Library or Package File.

To reference a VHDL library or package file in our VHDL file, we do the following:

- To reference a package file, include a use statement.
- To reference a library file, include a use and a library statement. When referencing a library, you must declare both the library and package name.

To Create a VHDL Library

The ISE software provides a work library. However, we can create our own libraries as described in Creating a Source File. We select VHDL Library as our source type.

After we create the VHDL library, the new library appears in the vhdl library. Click the Libraries tab to view the vhdl library.

Note: The Libraries tab also contains a verilog library in which you can store Verilog files for our reference. However, if we want to store commonly used modules and components that we can use in our Verilog files, see Working with Verilog Header Files.

To Create a VHDL Package File

We can create a VHDL package file as described in Creating a Source File. Select VHDL Package as our source type.

After we create the VHDL package file, the new file appears at the top of the Sources tab. By default, the new VHDL package file is added to the work library. Click the Libraries tab to view the work library. To move the file to a different library, see the following procedure:

To Move a VHDL Package File to a Library

To move a VHDL package file from one library to another, for example, from the default work library to a library that we created, the following should be done: In the Sources window, click the Libraries tab. Select the VHDL package file to move.

Note: We can only move package files with the .vhd extension. We cannot move any .vhd file. By default, new VHDL package files display at the bottom of the work library hierarchy. Select Source > Move to Library.

In the Choose Library dialog box, select the library to move the file to. Click OK.

2.5. Working with Processes

2.5.1. Running and Stopping Processes

In the Processes tab, we can run processes on our selected source file. We can run a task, generate a report, or launch a tool. We can also stop a process while it is running.

What to Do First

Open a project in Project Navigator.

To Run a Process

In the Sources tab, select a Design View from the drop-down list.

Select the source file to process.

The source file we select affects the processes that appear in the Processes tab; only the processes that apply to the selected source are shown.

In the Processes tab, we select a process.

From the Process menu, we select one of the following commands:

Run to run the selected process and any preceding processes that are out of date.

Alternatively, we can double-click the process to run it.

Rerun to force a run on the selected up-to-date process.

Rerun all to force a run on the selected up-to-date process and all processes that precede the selected process.

Open without Updating to open a file for an out-of-date task or to open an out-of-date report for investigative purposes.

We can also right-click a process and select one of these commands.

To Stop a Process

To stop the currently running process, select Process > Stop. Stopping a process is not always immediate; some processes may proceed until a suitable stopping point is reached.

What to Expect

One of the following status icons appears next to the process in the Processes tab: Running O This icon shows that the process is running.

Up-to-date 🔘

This icon shows that the process ran successfully with no errors or warnings and does not need to be rerun.

Warnings reported $ilde{\Delta}$

This icon shows that the process ran successfully but that warnings were encountered.

Errors reported Ø

This icon shows that the process ran but encountered an error.

Out-of-Date 🔘

This icon shows that you made design changes, which require that the process be rerun. If this icon is next to a report process, we can rerun the process to create an up-to-date version of the report.

No icon

If there is no icon, this shows that the process was never run.

If a process is marked as up-to-date, warnings reported, or errors reported, we cannot use the Run command.

2.5.2. Setting Process Properties

We can set process properties that enable us to control the way our design is implemented. Properties differ based on the device family we are targeting, our top-level module type, and our synthesis tool. In addition, there are both standard and advanced properties. By default, only the standard properties display in the Process Properties dialog box.

Setting advanced options is not recommended if we are just getting started with using the ISE[™] software. When we enable the advanced properties, both standard and advanced properties appear in the Process Properties dialog box.

What to Do First

Open a project in Project Navigator. To Set Process Properties In the Sources tab, select a Design View from the drop-down list. Select the source file to process.

The source file we select affects the processes that appear in the Processes tab; only the processes that apply to the selected source are shown.

In the Processes tab, select the process for which we want to set properties.

Select Process > Properties.

We can also right-click the process and select Properties. If there are no properties for a process, the Properties menu item is grayed out.

In the Process Properties dialog box, change the property options.

For detailed information on each of the options, click the Help button in the dialog box.

Select OK.

What to Expect

The new property settings are used the next time we run the selected process. Some properties are dependent on other properties. The values of dependent properties may change based on other property values that you set.

2.5.3. Setting Command Line Options using Process Properties

In some cases, the Process Properties dialog box may not include an option for the command line option we want to set. In this case, we can enter the command line option using advanced properties in the Process Properties dialog box.

Note For details on most command line options, see the *Development System Reference Guide*. For details on XST command line options, see the *XST User Guide*. For details on CompXlib command line options, see the *Synthesis and Simulation Design Guide*. For details on ModelSim® command line options, see the documentation provided with the ModelSim software.

What to Do First

Set your Process Settings preference to Advanced. To Set Command Line Options; in the Sources tab, select a Design View from the drop-down list. Select the source file to process.

Note: The source file we select affects the processes that appear in the Processes tab. For example, we must select the top module for the Implement Design process to appear. In the Processes tab, select the process for which we want to enter command line options. Select Process > Properties.

Note: We can also right-click the process and select **Properties**. If there are no properties for a process, the Properties menu item is grayed out. In the Process Properties dialog box, enter command line options in the Other Application name Command Line Options field. Separate multiple options with a space.

Note: To view the command line used for a process, see the command line log file as described in viewing a Command Line Log File. Partner processes, such as synthesis commands for the Synplify® tools, are not recorded in the command line log file. Click OK.

What to Expect

The new property settings are used the next time we run the selected process. The following table shows how certain Project Navigator processes correspond to command Line tools.

72

Table 1.5 Project Nav	igator Corresponds to Line Tools	
Process	Process Properties Tab	Command Line
		Tool
Compile HDL Simulation Libraries	Simulation Library Compiler	CompXLib
a cost protection	Properties	
Synthesize – XST	Synthesis Options	XST
Translate	Translate Properties (FPGA)	NGDBuild
	Design Properties (CPLD)	
Generate Post-Translate Simulation	Simulation Model Properties	NetGen
Model		
Map	Map Properties	MAP
Generate Post-Map Simulation Model	Simulation Model Properties	NetGen
Place and Route	Place & Route Properties	PAR
Generate Post-Place and Route	Simulation Model Properties	NetGen
Simulation Model		
Fit (CPLD)	Fitting Properties	CPLDFit
	Reports Properties	TAEngine
Generate Programming File	General Options (FPGA)	BitGen

Generate Programming File

Generate Timing (CPLD) Analyze Power Generate Post-Fit Simulation Model (CPLD)

Hprep6 TAEngine Xpower

NetGen

73

Programming Properties

Timing Report Properties

Simulation Model Properties

XPower Properties

(CPLD)

2.6.1. Reviewing Reports

When we run a task process, such as Synthesize or Map, a report is generated, such as the Synthesis Report or Map Report. Tasks and reports are denoted by the following icons in the Project Navigator Processes tab:

- Tasks 🖓
- Reports

What to Do First

We run a task process in Project Navigator.

To Review a Report

We can review reports using any of the following methods:

- In the Project Navigator Processes tab; we select the report and do one of the following:
 - We double-click a report to open it.
 - We select Process > Open Without Updating to open an out-of-date report for investigative purposes.
- In the Project Navigator Workspace, we click the Design Summary tab. We click a report in the upper left pane of the Design Summary to display it in the right pane. We click the links in the lower left pane to navigate to the different sections in the report. Only reports that include summary information are available.
- From the command line, we browse to the directory in which our output files reside and open the report. We can open most reports using a text editor or using the xreport command line tool, as described in Using the Design Summary for FPGAs.

What to Expect

Project Navigator opens the report in the Workspace and indicates the status of the report with one of the following icons in the Processes tab:

• Up-to-date 🔘

This icon shows that the report matches the associated task process and does not need to be rerun.

• Out-of-Date 🔘

This icon shows that we made design changes, which require that the associated task process be rerun.

• No icon

If there is no icon, the report was never created.

2.6.2. Using the Design Summary for FPGAs

The Design Summary allows us to quickly access design overview information, messages, and reports. The Design Summary is supported for FPGA designs only.

What to Do First

We can open the Design Summary using either of the following methods:

- Project Navigator: By default, the Design Summary appears in the Workspace when we open a project. If we close the Design Summary, we can reopen it by doubleclicking View Design Summary in the Processes tab. If we do not want the Design Summary to appear in the Workspace when we open a project, deselect Open Design Summary when project is opened in the ISE General Options page of the Preferences dialog box.
- Command line: Type xreport. If we do not have an ISE file, we select File > New Project to create one. When we run command line tools, we must use the -ise option and specify the ISE project file we created.

Viewing Design Overview Information;

The Design Overview section in the upper left pane of the Design Summary allows us to view the following information about our design.

To View Summary Information;

We click the Summary link to view the following information in the right pane:

- Project status information, including our project name, targeted device, ISE version, the state of our design, the number of errors and warnings, and the date and time the summary was generated.
- Device utilization summary, which shows the estimated utilization after XST synthesis and the actual utilization after mapping.
- Performance data that summarizes place and route results.
- Links to detailed reports with high-level information about each report.
- Links to secondary reports, such as the Xplorer Report.

Working with Messages;

The Errors and Warnings section in the upper left pane of the Design Summary allows us to view and manipulate messages. We click the links under the Errors and Warnings section to show messages in the right pane. We must select the Enable Enhanced Design Summary option in the lower left pane to view and manipulate messages. We can manipulate the messages as follows.

To Organize Messages;

Select or deselect the following options in the lower left pane of the Design Summary to organize the messages in the right pane:

- Organize Messages options
 - Flat shows all messages in chronological order.
 - Collate Consecutive collapses messages with the same message number that appears next to one another in chronological order.
 - o Collate All collapses all identical messages.

- View Messages options show or hide errors, warnings, or information messages.
- Show Columns options show or hide table columns.

To Filter Messages;

Many of the processes we run using the ISE[™] software generate messages. In some cases, we may want to suppress a particular message from appearing. For example, we may get a warning message about an unconnected pin that we intend to be unconnected.

To suppress the message from subsequent runs of the ISE software, we do the following:

- In the upper left pane, we click Summary.
- In the lower left pane, we make sure Enable Message Filtering is selected.
- In the upper left pane, we click a link under the Errors and Warnings section.
- In the right pane, we right-click the message to filter and select one of the following commands:
 - Filter All Instances of This Message to filter out messages with the same library name and message number, regardless of the message text.
 - Filter This Instance Only to filter out messages with the same library name, message number, and text.

To remove a filter we created or to use more advanced message filtering, we can use the Message Filters tool, as described in Using Message Filters. When we suppress a message, it does *not* mean the issue is fixed. We do *not* filter messages for issues that must be fixed.

To Highlight Messages;

We right-click a message and select one of the following commands:

- Highlight All Instances highlights messages with the same library name and message number, regardless of the message text.
- Highlight This Instance highlights messages with the same library name, message number, and text.

• We remove Highlighting restores the message to its original color.

To Tag Messages;

In some cases, we may want to tag messages with our own categories, for example Severity." To create our own categories and tag messages, we do the following:

- To create a tag as follows:
 - We right-click in the right pane, and we select Create Tags.
 - o In the Create Tags dialog box, we click Add Tag Category.
 - In the Add Tag Category dialog box, we type a name for the category (for example, "Severity"), and we click OK.
 - In the Create Tags dialog box, we click our new category and we select Add Tag Value.
 - In the Add Tag Value dialog box, we type a name for the value (for example, "High"). We create as many tag values as we need, and we click OK.
 - In the Create Tags dialog box, we click OK.
 - Right-click a message and select one of the following commands:
 - Tag All Instances of This Message tags messages with the same library name and message number, regardless of the message text.
 - Tag This Instance Only tags messages with the same library name, message number, and text.
 - In the Tag Message dialog box, select the tag to apply.
 - Click OK.

To Show New Messages;

To show the number of new messages for the most recent software run, we do the following:

- In the upper left pane, we click Summary.
- In the lower left pane, we make sure the Enable Enhanced Design Summary and Display Incremental Messages options are selected.

- We run the software.
- Do either of the following in the upper left pane:
 - We click Summary to view summary information in the right pane, which includes the number of new messages.
 - We click the links under the Errors and Warnings section to show messages in the right pane, with new messages marked as New.

2.6.3. Using Message Filters

Many of the processes we run using the ISE[™] software generate messages. In some cases, we may want to suppress a particular message from appearing. For example, we may get a warning message about an unconnected pin that we intend to be unconnected. To suppress the message from subsequent runs of the ISE software, we can use Message Filters. Filtered messages are suppressed from reports, from the Project Navigator Console tab, and from command line output, but are shown in the Message Filters tool.

We can filter most messages that begin with "WARNING" or "INFO" and are followed by a library name and message number. For example, the following message can be filtered:

WARNING:Xst:454:message text

Where Xst is the library name and 454 is the message number. In this case, the library name is the internal Xilinx® library that stores the message. Messages for some processes *cannot* be filtered, for example, messages generated by third-party software, such as the Synplicity® software.

When we suppress a message, it does not mean the issue is fixed. We should not filter messages for issues that must be fixed.

Message Filtering Basic Steps;

Message filtering comprises the following basic steps. For *detailed* procedural information, we see Filtering Messages from Project Navigator *or* Filtering Messages from the Command Line, depending on how we are running the ISE software.

- We launch the Message Filters tool.
- In the Message Filters tool, we enable message filtering and we save our settings.
- We run the ISE software.
- In the Message Filters tool, all the messages generated by the ISE software that can be filtered appear in the Messages List.
- In the Filters List, create filters for the messages that we want to filter out of subsequent runs of the ISE software.
- We save the message filters we created.
- We run the ISE software. The messages for which we created filters no longer appear.

Message Filters Main Window;

The Message Filters tool allows you to create filters for most warning and informational messages. This tool contains the following parts.

Files Window

This window shows the project for which we are applying filters and allows us to enable or disable filtering. It also shows the Message Sources, which are the programs that produced messages.

Filters List

This is the window in which we create and store our message filters.

Messages List

This window shows all the messages generated by the most recent ISE software run. We can drag the messages from this list to the Filters List to create new filters.

Filters List and Messages List Tables

The tables in the Filters List and Messages List include the following parts:

• Filters List icons

Disabled filter 🗙

This icon indicates that you temporarily stopped the filter using the Disable command available from the right-click menu.

Invalid filter 💥

This icon indicates that the filter we created cannot be applied. Messages that are missing a necessary entry, such as the Message number or Library entry cannot be filtered.

Note Invalid filters are not saved, that is, when we close and then reopen the Message Filters tool, the invalid filters do not appear.

New filter 📷

In the Filters List, this icon indicates that the filter has not yet been applied.

• Source

This column shows the program that generated the message.

• Type

This column shows the icons for the following message types:

Warning message 🖄

Warnings indicate problems with our design. When filtering out warning messages, make sure that we are not filtering out a message that requires fixing the problem instead.

Informational message 🔍

Informational messages are less severe than warnings and provide helpful suggestions for improving our design. For example, informational messages may suggest that we improve your coding style.

Library

This column shows the internal Xilinx® library that stores the message. The library name appears as part of each message. For example, in the following message, Xst is the library name:

WARNING: Xst:454:message text

In some cases, the Library field matches the Source field.

• Msg #

This column shows the message number used by the software program.

• Filter Text

In the Filters List, this column shows the message text to filter. If we delete the variable text in this field, all messages with the same message number are filtered, regardless of the message text. If we keep the variable text in this field, only messages that have the same number *and* exact message text are filtered. We can also click the variable text and enter wildcards to create filters. Variable text is blue and underlined.

• Count

In the Filters List, this column shows the number of times the filter was applied in our most recent software run. We double-click this cell to get additional information about the filter count.

Message Text

In the Messages List, this column shows the text for the captured messages.

• Filtered 🗸

In the Messages List, this icon indicates that the message was filtered.

CONCLUSION.

By using vhdl language i have proof that it is very possible to create & realize the way a UART transmitter works and the way it get the data in a parallel form and transfer it out in a form of serial data so easily.

Now at the end its very easy to put this program in a electronic programmable chip and therefore in this way I can have the UART tansmitter physically.

The benefit that we gained by using a vhdl xilinx is just to get rid of the hardware and bunddle of cables and resistors, connections after all if only a single cable or a connection is missing or misplace the whole design can be easily destroyed and moreover its expensive and requires red alert ATTENTIONS to go through such a process.

To sumup, extraordinary convinence and a brilliant results can only be achieved by using VHDL the language of today and tommrow.

REFERENCES

[1] Xilinx-ISE- Software Help.

[2] Xilinx-ISE- quick Start

[3] Xilinx-ISE- Software Manual

[4] www.xilinx.com