

# NEAR EAST UNIEVERSITY

# DEPERTMENT OF COMPUTER ENGINEERING

GRADUATION PROJECT

"ERROR CONTROL CODING"

PROF.DR.FAHRETTIN

ZELİHA ÇAY 93651

1988 -

# INDEX

11 W Mar Son / C	
Chapter I	
Error control coding.	1
Error Detection & Correction	
Parity and Parity Check Codes	
Code vectors & Hamming Distances	3
FEC Systems	5
ARQ Systems	7
Linear Block Codes	11
Matrix Representation of Block Codes	
Syndrome Decoding	14
Convolutional Codes	21
Convolutional Encoding	
Free Distances & Coding Gain	25
Decoding Methods	30
Chapter II	
Error Detection, Correction & Control	37
12.1 Parity	
12.2 Parity Generating & Checking	
12.3 The Disadvantages with Parity	38
12.4 Vertical & Longitudinal Redundancy	40
check (vrc & Irc)	
12.1 Cyclic Redundancy Checking	
12.5 Computing The Block Check Character	43
1-Single-Precision Checksum	46
2-Double-Precision Checksum	
3-Honeywell Checksum	47
4-Reuside Checksum	
12.7 Error Correction	48
12.7.1 Hamming Code	50
12.7.2 Developing a Hamming Code	
12.7.2.1 An Alternative Method	54
4-Reuside Checksum 12.7 Error Correction 12.7.1 Hamming Code 12.7.2 Developing a Hamming Code 12.7.2.1 An Alternative Method	48 50 54

# ERROR CONTROL CODING

Transmission errors in digital communication depend on the signal-to-noise ratio. If a particular system has a fixed value of S/N and the error rate is unacceptably high, then some other means of improving reliability must be sought Error-control coding often provides the best solution.

Error-control coding involves systematic addition of extra digits to the transmitted message. These extra check digits convey no information by themselves, but they make it possible to detect or correct errors in the regenerated message digits. In principle, information theory holds out the promise of nearly errorless transmission, as well be discussed in Chap.15. In practice, we seek some compromise between conflicting considerations of reliability, efficiency and equipment complexity. A multitude of error-control codes have therefore been devised to suit various applications.

This chapter starts with an overview of error-control coding, emphasizing the distinction between error detection and error correction and systems that employ these strategies. Subsequent sections describe the two major types of code implementations, block codes and convolutinal codes. We will stick entirely to binary coding, and we will omit formal mathematical analysis. Detailed treatments of error-control coding are provided by the references cited in the supplementary reading list.

## ERROR DETECTION AND CORRECTION

Coding for error detection, without correction, is simpler than error-correction coding. When a two-way channel exists between source and destination, the receiver can request retransmission of information containing detected errors. This error-control strategy, called automatic repeat request (ARQ), particularly suits data communication systems such as computer networks. However, when retransmission is impossible or impractical, error control must take the form of forward error correction (FEC) using an error-correcting code. Both strategies will be examined here, after an introduction to simple but illustrative coding techniques.

#### **Repetition and Parity-Check Codes**

When you try to talk to someone across a noisy room, you may need to repeat yourself to be understood. A brute-force approach to binary communication over a noisy channel likewise employs repetition, so each message bit is represented by a codeword consisting of n identical bits. Any transmission error is a received codeword alters the repetition pattern by changing a 1 to a 0 or vice versa.

If transmission errors occur randomly and independently with probability P=x, then the binomial frequency function from Eq.(1), Sect.4.4, gives the probability of i errors in an n-bit codeword as

$$P(i,n) = \begin{vmatrix} i & \alpha^{i} & (1-\alpha)^{n-i} \\ \approx & \begin{vmatrix} n & \alpha^{i} & \alpha \\ i & \alpha^{i} & \alpha <<1 \end{vmatrix}$$

$$n = \frac{n!}{i!(n-i)} = n \frac{(n-1)....(n-i+1)}{i!}$$

(1a)

(1b)

| n<sub>1</sub>

where

tion of

1bib

nett

100 ....

We will proced on the assumption that  $\alpha <<0.1$  —which does not necessary imply reliable transmission since  $\alpha = 0.1$  satisfies our condition but would be an unacceptable error probability for digital communication. Repetition codes improve reliability when  $\alpha$  is sufficiently small that P(I+1,n)<<P(I,n) and, consequently, several errors per word are much less likely than a few errors per word.

Consider, for instance, a triple-repetition code with codeword 000 and 111. All the other received words, such as 001 or 101, clearly indicate the presence of errors. Depending on the decoding scheme, this code can detect or correct erroneous words. For error detection without correction, we say that any word other than 000 or 111 is a detected error. Single and double errors in a word are thereby detected, but triple errors result in an undetected word error with probability.

 $P_{we} = P(3,3) = \alpha^3$ 

For error correction, we use majority-rule decoding based on the assumption that at least two of the three bits are correct. Thus, 001 and 101 are decoded as 000 and 111, respectively. This rule corrects words with single errors, but double or triple errors result in a decoding with probability.

 $P_{wa} = P(2,3) + P(3,3) = 3\alpha^2 - 2\alpha^3$ 

Since  $P_a = \alpha$  would be the error probability without coding, we see that either decoding scheme for the triple-repetition code greatly improves reliability if, say,  $\alpha \leq 0.01$ . However implementation is gained at the cost of reducing the message bit rate by a factor of 1/3.

More efficient codes are based on the notion of parity. The parity of a binary word is said to be even when the word contains an even number of 1s, while odd parity means an odd number of 1s. the codewords for an error-detecting parity check code are constructed with n-1 message bits and one check bit chosen such that all codewords have the same parity. With n=3 and even parity, the valid codewords are 000,011,101, and 110, the last bit in each word being the parity, check. When a received word has odd parity, 001 for instance, we immediately know that it contains a transmission error-or three errors or, in general, an odd number of errors. Error correction is not possible because we don't know where the errors fall within the word. Furthermore, an even number of errors preserves valid parity and goes unnoticed. Under the condition  $\alpha <<1$ , double errors occur far more often than four or more errors per word. Hence, the probability of an undetected error in an n-bit perity-check codeword is

$$P_{wa} \approx P(2,n) \approx n(\underline{n-1}) \alpha^{2}$$
(2)

For comparison purposes, uncoded transmission of words containing n-1 message bits would have

Thus if n=10 and  $\alpha$ =10<sup>-3</sup> then  $P_{uwa} \approx 10^{-2}$  whereas coding yields  $P_{uwa} \approx 5 \times 10^{-5}$  with a rate reduction of just 9/10. These numbers help explain the popularity of parity checking for error detection in computer systems.

As an example of parity checking for error correction, Fig. 13.1-1 sustrates an error-correcting scheme in which the codeword is formed by arranging k message bits in a square array whose rows and columns are checked by 2squere k parity bits. A transmission error in one message bit causes a row and column



Figure 13.1-2 Interleaved check bits for error control with burst errors.

parity failure with the error at the intersection, so single errors can be corrected. This code also detects double errors.

Throughout the foregoing discussion we have assumed that transmission errors appear randomly and independently in a codeword. This assumption holds for errors caused by white noise or filtered white noise. But impulse noise produced by lightning and switching transients causes errors to occur in bursts that span several successive bits. Burst errors also appear when radio-transmission systems suffer from rapid fading. Such multiple errors wreak have on the performance of conventional codes and must be combated by special techniques. Parity checking controls burst errors if the check bits are interleaved so that the checked bits are widely spaced, as represented in where a curved line connects the message bits and check bit in one parity word.

#### **Code Vectors and Hamming Distance**

Rather than continuing a piecemeal survey of particular codes, we now introduce a more general approach in terms of code vectors. An arbitrary n-bit codeword can be visualized in an n-dimensional space as a vector whose elements or coordinates equal the bits in the codeword. We thus write the codeword 101 in row vector notation as X = (101). Figure 13.1-3 portrays all possible 3-bit codeword as

dots corresponding to the vector tips in a three-dimension space. The solid dots in part (a)represent the triple- repetition code, while those in part (b) represent a parity-check code.

Notice that the triple-repetition code vectors have greater separation than the parity-check code vectors. This separation, measured in terms of the

Hamming distance, has direct bearing on the error-control power of a code. The Hamming distance d(X,Y) between two vectors X and Y is defined to equal the number of different elements. For instance, if X=(1 0 1) and Y=(1 1 0) then d(X,Y)=2 because the second and third elements are different.

The minimum distance  $d_{min}$  of a particular code is the smallest Hamming distance between valid code vectors. Consequently, error detection is always possible when the number of transmission errors in a codeword is less then  $d_{min}$  so the erroneous word is not a valid vector. Conversely, when the number of errors equals or exceeds  $d_{min}$ , the erroneous word may correspond to another valid vector and the errors be detected.

Further reasoning along this line leads to the following distance requirements for various degrees of error control capability.

Detect up to I errors per word	$d_{min} \ge I+1$	(3a)
Correct up to t errors per word	d <sub>min</sub> ≥2 I+1	(4a)
Correct up to t errors and detect I>t	d <sub>min</sub> ≥3I+1	(3c)

By way of example, we see from Fig.13.1-3 that the triple-repetition code has  $d_{min}=3$ . Hence, this code could be used to detect  $t \le 3-1=2$  errors per word or to correct  $t \le (3-1)/2=1$  error per word-in agreement with our previous observations. A more powerful code with  $d_{min}=7$  could correct triple errors or it could correct double errors and detect quadruple errors.

The power of a code obviously depends on the number of bits added to each codeword for error-control purposes. In particular, suppose that the codewords consist of k<n message bits and n-k parity bits checking the message bits. This structure is known as an (n,k) block code. The minimum distance of an (n,k) block code is upper-bounded by

#### $d_{min} \leq n-k+1$

and the code's efficiency is measured by the code rate

#### Rc^=k/n

- nom

2013

evo r

Regrettably, the upper bound in Eq.(4) is realized only by repetition codes, which have k=1 and very inefficient code rate  $R_c=1/n$ . Considerable effort has thus been devoted to the search for powerful and reasonably efficient codes, a topic we will return to in the next section.

#### **FEC Systems**

Now we are prepared to examine the forward error correction system diagrammed in Fig 13.1-4. Message bits come from an information source at the rate r<sub>b</sub>. The encoder takes blocks of k message bits and constructed an (n,k) block code with



Figure 13.1-4 FEC System

code rate  $R_c = k/n < 1$ . The bit rate on the channel therefore must be greater than  $r_b$ , namely

$$r = (n/k)r_b = r_b/R_c$$
(6)

The code has  $d_{min} = 2t+1 \le n-k+1$ , and the decoder operates strictly in an error-correction mode. We will investigate the performance of this FEC system when additive white noise causes random errors with probability  $\alpha <<1$ . The value of  $\alpha$  depends, of course, on the signal energy and noise density at the receiver. If  $E_b$  represent the average energy per message bit, then the average energy per code bit is R<sub>c</sub>  $E_b$  and the ratio of bit energy to noise energy to noise density is

$$y_c = R_c E_b / n = R_c y_c \tag{7}$$

where  $y_b = E_b/n$ . Our performance criterion will be the probability of output message-bit errors, denoted by  $P_{be}$  to distinguish it from the word error probability  $P_{we}$ .

The code always corrects up to t errors per word and some patterns of more than t errors may also be correctable, depending upon the specific code vectors. Thus, the probability of a decoding word error is upper-bounded by

$$\mathsf{P}_{\mathsf{we},\leq} \sum \mathsf{P}(\mathsf{I},\mathsf{n})$$

141

For a rough but reasonable performance estimate, we will take the approximation

$$P_{we} \approx P(t+1,n) \approx \begin{bmatrix} n \\ t+1 \end{bmatrix} \alpha^{t+1}$$

which means that an uncorrected word typically has t+1 bit errors. On the average, there will be (k/n)(t+1) message-bit errors per uncorrected word, the remaining

(8)

5

errors being in check bits. When Nk bits are transmitted in N>>1 words, the expected total number of erroneous message bits at the output is (k/n)(t+1)NPwe. Hence,

 $P_{be} = \frac{t+1}{n} P_{we \, \infty} \left[ \begin{array}{c} n-1 \\ t \end{array} \right] \alpha^{t+1} \tag{9}$ 

n which we have used Eq.(1b) to combine (t+1)/n with the binomial coefficient. If the noise has a gaussian distribution and the transmission system has been optimized (i.e., polar signaling and matched filtering), then the transmission error probability is given by Eq.(16), Sect.11.2, as

$\alpha = Q(\sqrt{2}y_c)Q(\sqrt{R_c}y_b)$	(10)
$\approx$ (4pi R <sub>c</sub> y <sub>b</sub> ) <sup>-1/2</sup> e <sup>-R<sub>c</sub>y<sub>b</sub></sup>	Rcyb≥5

The gaussian tail approximation invoked here follows, from Eq. (10), Sect.4.4, and is consistent with the assumption that  $\alpha <<1$ . Thus, our final result for the output error probability of the FEC system becomes

P <sub>be</sub> =	$\begin{bmatrix} n-1 \\ t \end{bmatrix} [Q(\sqrt{2R_c y_b})]^{l+1}$	(11)
×	$\begin{bmatrix} n-1 \\ t \end{bmatrix} (4pi R_c y_b)^{-(t+1)/2} e^{-(t+1)R_c Y_b}$	

Uncoded transmission on the same channel would have

$$P_{ubm} = Q(\sqrt{2}y_b) \approx (4p_i y_b)^{1/2} e^{Y_b}$$
 (12)

since the signaling rate can be decreased from rb/Rc to rb

A comparison of Eqs(11) and (12) brings out the importance of the code exameters t=  $(d_{min}-1)/2$  and  $R_c$ =k/n. The added complexity of an FEC system is safed provided that t and  $R_c$  yield a value of significantly less than  $P_{ube}$ . The exponential approximation show that this essentially requires  $(t+1)R_c>1$ . Hence, a sode that only corrects single or double errors should have a relatively high code that only corrects may succeed despite lower code rates. The mennel parameter y<sub>b</sub> also enters into the comparison, as demonstrated by the lowing example.

Example 13.1-1 Suppose we have a (15,11) block code with  $d_{min}=3$ , = 1 and  $R_c=11/15$ . An FEC system using this code would have = 0(-22/15)y<sub>a</sub>] and  $P_{be}=4\alpha^2$ , whereas uncoded transmission on the channel would yield  $P_{ube} = O(\sqrt{2}y_b)$ . These three probabilities are channel would yield  $P_{ube} = O(\sqrt{2}y_b)$ . These three probabilities are are the versus  $y_b$  in dB Fig.13.1-6. If  $y_b > 8$  dB, we see that coding decreases are probability by at least an order of magnitude compared to uncoded smission. At  $y_b=10$  dB, for instance, uncoded transmission yields  $4\times10^6$  whereas the FEC system has  $P_{bee} 10^{-7}$  even through the channel bit rate increase the transmission error probability to  $\approx 10^{-7}$ .





If  $y_b$  DB, however, coding does not significantly improve and actually makes matters worse when  $y_b <4$  dB. Furthermore, an uncoded system could achieve better reliability that the FEC system simply by increasing the signal-to-noise ratio about 1.5 dB. Hence, this particular code doesn't save much signal much signal power, but it would be effective if  $y_b$  has a fixed value in the vicinity of 8-10 dB.

#### **ARQ Systems**

The automatic-repeat-request strategy for error control is based on error detection and retransmission rather than forward error correction. Consequently, ARQ systems differ from FEC systems in three important respects. First, an (n, k) block code designed for error detection generally requires fewer check bits and has a higher k/n ratio than code designed for error correction. Second, an ARQ system needs a return transmission path and additional hardware in order to implement repeat transmission of codewords with detected errors. Third, the forward transmission bit rate must make allowance for repeated word transmissions. The net impact of hese differences becomes clearer after we describe the operation of the ARQ system represented by fig. 13.1-6.

Each codeword constructed by the encoder is stored temporarily and ansmitted to the destination where the decoder looks for errors, the decoder issues positive acknowledgment (ACK) if no errors are detected, or a negative acknowledgment (NAK) if errors are detected. A negative acknowledgment causes the input controller to retransmit the appropriate word from those stored by the input buffer. A particular word may be transmitted just once or it may be transmitted two or more times, depending on the occurrence of transmission errors. The function of the output controller and buffer is to assemble the output bit stream from the codewords that have been accepted by the decoder.



Compared to forward transmission, return transmission of the ACK,NAK signal involves a low bit rate and we can reasonably assume a negligible error probability on the return path. Under this condition, all codewords with detected errors are transmitted as many times as necessary, so the only output errors appear in words with undetected errors. For an (n,k) block code with d<sub>min=</sub> i+1, the corresponding output error probabilities are

$$P_{we} = \sum_{i=l+1}^{n} P(i,n) \approx P(l+1,n) \approx \begin{vmatrix} n \\ l+1 \end{vmatrix} \alpha^{l+1}$$
(13)  
$$P_{be} = \underbrace{l+1}_{n} P_{we} \approx \begin{vmatrix} n-1 \\ l \end{vmatrix} \alpha^{l+1}$$
(14)

which are identical to the FEC expressions, Eqs(8) and (9), with I in place of t. Since the decoder accepts words that have either no rrors or undetected errors. The words retransmission probability is given by

p≈1-[ P(0,n)+P<sub>we</sub> ]

But a good error-detecting code should yield  $P_{wa} \ll P(0,n)$ . Hence,

 $p \approx 1 - P(0,n) = 1 - (1-\alpha)^n \approx n\alpha$ 

where we have used the approximation  $(1-\alpha)^n \approx 1-n\alpha$  based on  $n\alpha <<1$ . As for the retransmission process itself, there are three basic ARQ schemes illustrated by the timing diagrams in Fig. 13.1-7. The asterik marks words received with detected errors which must be retransmitted. The stop-and-wait scheme in part a requires the transmitter to stop after every word and wait for acknowledgment from the receiver. Just one word needs to be stored by the input buffer, but the transmission time delay in which direction results in an idle time of duration  $D \ge 2t_d$  between words. Idle time is eliminated by the go-back-N scheme in part b where codewords are transmitted continuously. When the receiver sends a NAK signal, the transmitter goes back N words in the buffer and

8



Fours 13.1-7 ARQ schemes. (A) Stop-and wait;(B)go-back-n; (C) selective-repeat

retransmits starting from that point. The receiver discards the N-1 intervening words, correct or not, in order to preserve proper sequence. The selective-repeat scheme in part c puts the burden of sequencing on the output controller and buffer, so that only words with detected errors need to be retransmitted.

Clearly, a selective.-repeat ARQ system has the highest throughput efficiency. To set this on a quantitative footing, we observe that the total number of transmission of a given word is discrete random variable m governed by the event probabilities P(m=1)=1-p, P(m=2)=P(1-p) etc. The average number of transmitted words per accepted word is then

 $m=1(1-p)+2p(1-p)+3p^{2}(1-p)+...$ 

$$=(1-p)(1+2p+3p^2+....)=1$$

(16)

since  $1+2p+3p^2+....=(1-p)^{-2}$ . On the average, the system must transmit nm bits for every k message bits, so the throughput efficiency is  $R_c = k/(nm) = (k(1-p))/n$  (17) in which  $p \approx n\alpha$ , From Eq.(15).

We use the symbol  $R_c$  here to reflect the fact that the forwardtensmission bit rate r and the message bit rate  $r_b$  are related by.

 $R=r_b/R_c$ 

comparable to the relationship  $r=r_b/R_c$  in an FEC system. Thus, when the noise has a gaussian distribution, the transmission error probability  $\alpha$ is calculated from Eq.(10) using  $R_c$  instead of  $R_c = k/n$ . Furthermore, if excert then  $R_c \approx k/n$ . But an error-detecting code has a larger k/n ratio than an error-correcting code of equivalent error-control power. Under these conditions, the more elaborate hardware needed for selective-repeat ARQ may pay off in terms of better performance than an FEC system would yield on the same channel.

The expression form m in Eq.(16) also applies to a stop-and wait and system. However, the idle time reduces efficiency by the factor  $T_{v}(T_{w}+D)$  where is the round-trip delay and  $T_{w}$  is the word duration over by  $T_{w} = n/r \le k/r_{b}$ . Hence,

 $R \approx k \frac{1-p}{n} \leq \frac{k}{1+(D/T_w)} \frac{1-p}{n}$ 

in which the upper bound comes from writing  $D/T_w \ge 2t_d r_b/k$ .

a go back-N ARQ system has no idle time, but N words must be retransmitted for each word with detected errors. Consequently, we find that

m=1 + <u>Np</u> 1-p (19)

(18)

and where the upper bound reflects the fact that  $N \ge 2t_d/T_w$ . Unlike selective-repeat ARQ, the throughput efficiency of the stop-and-wait and go-back-N schemes depends on the round-trip delay. Equations (18) and (20) reveal that both of these schemes have reasonable efficiency if delay and bit rate are such that  $2t_dr_b < k$ . However, stop-and-wait ARQ as very low efficiency when  $2t_dr_b \ge k$ , whereas the go-back-N scheme may still be satisfactory provided that the retransmission probability p is small enough.

Finally, we should at least describe the concept of hybrid ARQ systems. These systems consist of an FEC subsystem within the ARQ mework, thereby combining desirable properties of both error-control strategies. For instance, a hybrid ARC system might employ a block code with  $d_{min}$ =t+l+1, so the decoder can correct up to t errors per word and detect but not correct words with I>t errors. Errors correction reduces the number of words that must be retransmitted, thereby increasing the proughput without sacrificing the higher reliability of ARQ.

## 13.2 Linear Block codes

This section describe the structure, probabilities, and implementation of back codes. We start with a matrix representation of the encoding process that generates the check bits for a given block of message bits. Then we use the strix representation to investigate decoding methods for error detection and correction. The section closes with a brief introduction to the important class of block codes.

# Matrix Representation of Block Codes

An (n,k) block code consist of n-bit vectors, each vector corresponding to a single block of k<n message bit. Since there are different k-bit message blocks  $2^n$  possible n-bit vectors, the fundamental strategy of block coding is to coose the  $2^k$  code vectors such that the minimum distance is as large as possible. But the code should also have some structure that facilities the encoding and decoding process. We will therefore focus on the class of systematic linear back codes.

Let an arbitrary code vector be represented by

$$X = (X_1 X_2 \dots X_n)$$

where the elements  $x_1 x_2$  are, of course, binary digits. A code is linear if it includes the all-zero vector and if the sum of any code vectors produces another vector in the code. The sum of two vectors, say X and Z, is defined as

As a consequence of linearity, we can determine a code's minimum distance by the following argument. Let the number of nonzero elements of a vector X be simbolized by w(X), called the vector weight. The Hamming distance between any code vectors X and Z is then

d(X,Z)=w(X+Z)

Since  $x_1 \odot z_1=1$  If  $x_1 \neq z_1$  etc. The distance between X and Z therefore equals the eight of another code vetor X+Z. But if Z=(0 0....0) then X+Z=X; hence,

 $d_{min} = [w(X)]_{min}$ 

X≠(0 0 ....0) (2)

o other words, the minimum distance of a linear block code equals the smallest conzero vector weight.

A systematic block code consists of vectors whose first k elements(or est k elements) are identical to the message bits, the remaining n-k ements being check bits. A code vector then takes the form  $X=(m_1 m_2 ..... m_k c_1 c_2 .... c_q)$  (3a) nere

q = n-k

For convenience, we will also code vectors in the partitioned notation

X=(M | C)

Partitioned notations lends itself to the matrix representation of block codes.

Given a message vector M, the corresponding code vector X for a systematic linear (n,k) block code can be obtained by a matrix ultiplication.

X=MG

(4)

The matrix G is a k x n generator matrix having the general structure

 $G=^{\Delta}[I_{k}| P].$  (5a)

where  $I_k$  is the k x k identity matrix and P is a k x q submatrix od binary dots represented by

	P11 P21	P <sub>12</sub>	P <sub>1q</sub>		( <b>1</b> 1 )
P=					(50)
	Pk1	Pk2	Pkq	_	

The identity matrix in G simply reproduces the message vector for the first relements of X, while the submatrix P generates the check vector via

#### C=MP

This binary matrix multiplication follows the usual rules with mod-2 addition instead of conventional addition. Hence, the jth element of C is computed using the jth column of P, and

 $c_i = m_1 p_{1i} + m_2 p_{2i} + \dots + m_k p_{ki}$ 

(6b)

for j=1,2,3,.....q. All of these matrix operations are less formidable than they appear because every element equals either 0 or 1.

The matrix representation of a block code provides a compact analytical vehicle and, moreover, leads to hardware implementations of the encoder and decoder. But t does not tell us how to pick the elements of the P submatrix to achieve specified code parameters such as  $d_{min}$  and  $R_c$ . Consequently, good codes are discovered with the help of considerable inspiration and perspiration, guided by mathematical analysis. In fact, Hamming(1950) devised the first popular block codes several years before the underlying theory was formalized by Slepian(1956).

**Example 13.2-1** Hamming code: A hamming code is an (n,k) linear back code with  $g \ge 3$  check bits and

$$n=2^{q}-1$$
 k=n+q (7a)

The code rate is

$$R_{c} = \frac{k}{n} = \frac{1-q}{2^{q}-1}$$
(7b)

and thus R<sub>c</sub> ≈1 if q>>1.Independent of q, the minimum distance is fixed at

se a Hamming code can be used for single-error correction or double celection. To construct a systematic Hamming code, you simply let the k cost of the P submatrix consist of q-bit words with two or more is, arranged any order.

For example, consider systematic Hamming code with q=3, so  $n=2^3 - 1=7$  and r=7-3=4. According to the previously stated rule, an appropriate generator matrix is

	1000	1017
G=	0100	111
	0010	110
	0001	011

The last three columns constitute the P submatrix whose rows inculude all 3-bit words that have two or more is. Given a block of message bits M=



Figure 13.2-1 Encoder for (7,4) Hamming code.

 $m_1 m_2 m_3 m_4$ ), the check bits are determined from the set of equations  $c_1 = m_1 m_2 \Phi m_3 D_1 0$  $c_2 = 0 \Phi m_2 \Phi m_3 \Phi m_4$ 

 $c_3 = m_1 \odot m_2 \odot 0 \odot m_4$ 

These check-bit equations are obtained by substituting the elements of P into Eq.(6).

Figure 13.2-1 depicts an encoder that carries out the check-bit calculations for this(7,4) Hamming code. Each block of message bits going the transmitter is also loaded into a message register. The cells of the message register are connected to exclusive-OR gates whose outputs

and the check bits. The check bits are stored in another register and out to the transmitter after the message bits. An input buffer holds be bed block of message bits while the check bits are shifted out. The see then repeats with the next blocks of message bits.

Table 13.2-1 lists the resulting  $2^4 = 16$  codewords and their weights. The smallest nonzero weight equals 3, confirming that

M	C	w(x)	M	С	w(x)	
000	000	0	1000	101	3	
1001	011	3	1001	110	4	
1010	110	3	1010	011	4	
1011	101	4	1011	000	3	
1500	111	4	1100	010	3	
1001	100	3	1101	001	4	
110	001	3	1110	100	4	
1111	010	4	1111	111	7	

# Table 13.2-1 Codewords for the (7,4) Hamming code

The the check-bit equations and tabulate the codewords and their weights to show that  $d_{min}=3$ .

#### Syndrome Decoding

Now let Y stand for the received vector when a particular code vector X has been transmitted. Any transmission errors will result in  $Y \neq X$ . The decoder detects or corrects errors in Y using stored information about the code.

A direct way of performing error detection would be to compare Y with every vector in the code. This method requires storing all  $2^k$  code vectors at the receiver and performing up to  $2^k$  comparison. But efficient codes generally have large values of k, which implies rather extensive and expensive decoding hardware. As an example, you need  $q \ge 5$  to get  $R_c \ge 0.8$  with a Hamming code; then  $n \ge 31$ ,  $k \ge 26$ , and the receiver must store a total of  $n \ge 2^k > 10^9$  bits1!.

More practical decoding methods for codes with large k involve paritycheck information derived from the code's P submatrix. Associated with any systematic linear (n,k) block code is a  $q \ge n$  matrix H called the paritycheck matrix. This matrix is defined by



Where  $H^T$  denotes the transpose of H and  $I_q$  is the q x q identity matrix. Relative to error detection, the parity-check matrix has the crucial propety.  $X H^{T} = (0 0 \dots 0)$ 

(9)

a code vector, the product YH<sup>T</sup> contains at least one nonzero element.

Therefore, given H<sup>T</sup> and a received vector Y, error detection can be based on

S= YHT

(10)

Det vector called the syndrome. If all elements of S equal zero, then
 The equals the transmitted vector X and there are no transmission errors,
 The equal some other code vector and the transmission errors are
 The equal some other code vector and the transmission errors are
 The equal some other code vector and the transmission errors are
 The equal some other code vector and the transmission errors are
 The equal some other code vector and the transmission errors are
 The equal some other code vector and the transmission errors are
 The equal some other code vector and the transmission errors are
 The equal some other code vector and the transmission errors are
 The equal some other code vector and the transmission errors are
 The equal some other code vector and the transmission errors are
 The equal some other code vector and the transmission errors are
 The equal some other code vector and the transmission errors are
 The equal some other code vector and the transmission errors are
 The equal some other code vector and the transmission errors are
 The equal some other code vector and the transmission errors are
 The equal some other code vector and the transmission errors are
 The equal some other code vector and the transmission errors are
 The equal some other code vector and the transmission errors are
 The equal some other code vector and the transmission errors are
 The equal some other code vector and the transmission errors are
 The equal some other code vector are errors are
 The equal some other code vector are errors are
 The error error error error error error error error errors are
 The error 
Error correction necessarily entails more circuitry but it, too, can be used on the syndrome. We develop the decoding method by introducing multiple error vector E whose nonzero elements mark the positions of constraints in Y. For instance, if X=(10110) and Y=(10011)then E=(00101). In general

Y=X+E (11a)

and conversely,

X=Y+E

(11b)

since a second error in the same bit location would cancel the original error. Substituting Y=X+E into  $S=YH^T$  and invoking Eq(9), we obtain

 $S=(X+E)H^{T}=XH^{T}+EH^{T}=EH^{T}$  (12)

such reveals that the syndrome depends entirely on the pattern, not the specific tensmitted vector.

However, there are only 2<sup>q</sup> different syndromes generated by the 2<sup>n</sup> possible n-bit error vectors, including the no-error case. Consequently, a given adrome does not 2<sup>q</sup> uniquely determine by the E. Or, putting this another way, can correct just patterns with one or more errors, and the remaining patterns are correcttable. We should therefore design the decoder to correct the most likely patterns-namely those patterns with the fewest errors, since single errors are probable than double errors, and so forth. This strategy, known as maximumblood decoding, is optimum in the sense that it minimize the word error coability. Maximum-likelihood decoding corresponds to choosing the code vector the smallest Hamming distance from the received vector. The carry out maximum-likelihood decoding, you must first compute the segmentated by the  $2^{q}$ -1 most probable error vectors. The table-lookup degrammed in Fig 13.2-2 then operates as follows. The decoder calculates received vector Y and looks up the assumed error vector E stored in The sum Y+E generated by exclusive-OR gates finally constitutes the second. If there are no errors, or if the errors are uncorrectable, then S=( 0.0 +E=Y. The check bits in the last q elements of Y+E may be omitted if they be further interset.

design of error-correcting codes, since each of the 2<sup>q</sup>-1 nonzero syndromes expresent a specific error pattern. Now there are single-error patterns for an double-error patterns, and so forth. Hence, if a code is to correct up to t specific error double-error patterns, and so forth. Hence, if a code is to correct up to t

 $2^{q}-1 \ge n+$   $\begin{vmatrix} n \\ 2 \end{vmatrix} + \dots + \begin{vmatrix} n \\ t \end{vmatrix}$  (13)

conticular case of a single-error-correcting code, Eq(13) reduces to  $2^{q}-1 \ge n$ . Hermore, when E corresponds to a single error in the jth bit of a codeword, we Eq(12) that S is identical to the jth row of H<sup>t</sup>. Therefore, to provide a syndromes for each single-error pattern and for the no error pattern, the rows columns of H) must all be different and each must contain at least one element. The generator matrix of a Hamming code is designed to satisfy equirements on H, while q and n satisfy  $2^{q}-1=n$ .

semple 13.2-2 Let's apply table-lookup decoding to a (7,4) Hamming code used single-error correction. From Eq.(8) and the P submatrix given in Example sector we obtain the 3 x 7 parity-check matrix.

	1110	100
$H=[P^{t} I_{\alpha}]=$	0111	010
a 14	1101	001

There are 2<sup>3</sup>-1=7 correctable single-error patterns, and the corresponding cromes listed in Table 13.2-2 follow directly from the columns of H. To accommodate table the decoder needs to store only (q+n)x 2<sup>q</sup>=80 bits

Table 13.2-2 Syndr	omes for the	(7,4)	Hamming	code
--------------------	--------------	-------	---------	------

E
0000000
1000000
0100000
0010000
0001000
0000100
0000010
0000001

But suppose a received word happens to have two errors, such  $E=(1\ 0\ 0\ 0\ 1\ 0)$ . The decoder calculates  $S=YH^T=EH^T=(1\ 1\ 1)$ 

the syndromes table gives the assumed single-error pattern

E = 0 + 0 + 0 = 0 + 0 = 0. The decoded output word Y+E therefore contains three the two transmission errors plus the erroneous correction added by the

multiple transmission errors per word are sufficiently infrequent, we need about the occasional extra errors committed by the decoder. If errors are frequent, a more powerful code would be required. For an extended Hamming code has an additional check bit that provides an extended many with single-error correction; see Prob13.2-12.

Emcses 13.2-2 Use Eqs. (8) and (10) to show that the jth bit of S given by

 $= y_1 p_{11} + Oy_2 p_{21} + O.... O y_k p_{k1} + Oy_{k+1}$ 

the syndrome-calculation circuit for a (7,4) Hamming code, and

#### Cyclic Codes

The code for a forward-error-correction system must be capable of a second t  $\geq 1$  errors per word. It should also have a reasonably efficient code rate these two parameters are related by the inequality

$$1-R_{c} \ge \underbrace{1}_{n} \log_2 \left[ \sum_{i=0}^{n} \binom{n}{i} \right]$$

follows from Eq.(13) with  $q = n-k = n(1 - R_c)$ . This inequality underscores the net if we want  $R_c \approx 1$ , we must use codewords with n >>1 and k >>1. However, and ware requirements for encoding and decoding long codewords may be betwee unless we impose further structural conditions on the code. Cylic codes a subclass of linear block codes with a cyclic structure that leads to more code implementation. Thus, block codes used in FEC systems are almost a system.

To describe a cyclic code, we will find it helpful to change our indexing series and express an arbitrary n-bit code vector in the form

$$X = (x_{n-1} \ x_{n-2} \dots x_1 \ x_0) \tag{15}$$

suppose that X has been loaded into a shift register with feedback somection from the first to last stage. Shifting all bits one position to the left yields the cyclic shift of X, written as

$$\chi' = (\chi_{n-2} \ \chi_{n-3} \dots \chi_1 \ \chi_0 \ \chi_{n-1})$$
 (16)

- second shift produces  $X^{\parallel} = (x_{n-3}, \dots, x_1, x_0, x_{n-1}, x_{n-2})$  and so forth. A linear code is side if every cyclic shift of a code vector X is another vector in the code. This property can be treated mathematically by associating a code vector X with provide property can be treated mathematically by associating a code vector X with

$$X(p) = x_{n+1}p^{n-1} + x_{n-2}p^{n-2} + \dots + x_1p + x_0$$
(17)

and the syndromes table gives the assumed single-error pattern

E=0100000). The decoded output word Y+E therefore contains three the two transmission errors plus the erroneous correction added by the

multiple transmission errors per word are sufficiently infrequent, we need be concerned about the occasional extra errors committed by the decoder. If the errors are frequent, a more powerful code would be required. For an extended Hamming code has an additional check bit that provides concernor detection along with single-error correction; see Prob13.2-12.

Exercises 13.2-2 Use Eqs. (8) and (10) to show that the jth bit of S given by

s= y1p1 Oy2p2 + 0..... O ykpk Oyk+j

The adagram the syndrome-calculation circuit for a (7,4) Hamming code, and the syndrome-calculation circuit for a (7,4) Hamming code, and

#### Cyclic Codes

The code for a forward-error-correction system must be capable of secting t  $\geq 1$  errors per word. It should also have a reasonably efficient code rate = error. These two parameters are related by the inequality

$$1-R_{c} \ge \underbrace{1}_{n} \log_2 \left[ \sum_{i=0}^{n} (i^{n}) \right]$$

that if we want  $R_c \approx 1$ , we must use codewords with n >>1 and k >>1. However, hardware requirements for encoding and decoding long codewords may be cohibitive unless we impose further structural conditions on the code. Cylic codes a subclass of linear block codes with a cyclic structure that leads to more cractical implementation. Thus, block codes used in FEC systems are almost aways cyclic codes.

To describe a cyclic code, we will find it helpful to change our indexing scheme and express an arbitrary n-bit code vector in the form

 $X = (X_{n-1} \ X_{n-2} \dots X_1 X_0)$ (15)

Now suppose that X has been loaded into a shift register with feedback connection from the first to last stage. Shifting all bits one position to the left yields the cyclic shift of X, written as

$$\chi^{1} = (\chi_{n-2} \ \chi_{n-3} \dots \chi_{1} \ \chi_{0} \ \chi_{n-1})$$
 (16)

A second shift produces  $X^{ii} = (x_{n-3}, \dots, x_1, x_0, x_{n-1}, x_{n-2})$  and so forth. A linear code is cyclic if every cyclic shift of a code vector X is another vector in the code. This cyclic property can be treated mathematically by associating a code vector X with the polynomial

$$X(p) = x_{n-1}p^{n-1} + x_{n-2}p^{n-2} + \dots + x_1p + x_0$$
(17)

17

bis represented by the corresponding coefficients of p. Formally, binary comminates are defined in conjunction with Galois fields, a branch of modern a that provides the theory needed for a complete treatment of cyclic codes. Cut informal overview of cyclic codes we will manipulate code polynomials ordinary algebra modified in two respects. First, to be in agreement with our cefinition for the sum of two code vectors, the sum of two polynomials is by mod-2 addition of their respective coefficients. Second, since all commission operation is the mod-2 addition. Consequently, if X(p)+Z(p)=0 then X(p)=Z(p).

We develop the polynomial interpretation of cyclic shifting by comparing

$$pX(p) = x_{n-1}p^n + x_{n-2}p^{n-1} + \dots + x_1p^2 + x_0p$$

c) the shifted polynomial

 $X^{i}(p) = x_{n-2}p^{n-1} + \dots + x_{1}p^{2} + x_{0}p + x_{n-1}$ 

The sum these polynomials, noting that  $(x_1 + x_0p^2=0, etc.)$ , we get

 $pX(p) + X'(p) = x_{n-1}p^n + x_{n-1}$ 

nd hence

$$X'(p) = pX(p) + x_{n-1}(p^{n}+1)$$

teration yields similar expressions for multiple shifts.

The polynomial p<sup>n</sup>+1 and its factors play major roles in cyclic codes. Sectorally, an (n,k) cyclic code is defined by a generator polynomial of the form

 $G(p)=p^{q}+g_{q-1}p^{q-1}+....+g_{1}p+1$ (19)

a = q = n-k and the coefficients are such that G(p) is a factor of p<sup>n</sup>+1.Each measured then corresponds to the polynomial product

 $X(p)=Q_M(p)G(p)$ 

Ch  $Q_M(p)$  represent a block of k message bits. All such codeword satisfy the condition in Eq.(18) since G(p) is a factor of both X(p) and p<sup>n</sup>+1. Any factor of that has degree q may serve as the generator polynomial for a cyclic code, but not necessarily generate a good code. Table 13.2-3 lists the generator omials of selected cyclic codes that have been demonstrated to posses the famous Golay code, and a few members of the important family of BCH discovered by Bose, Chaudhuri, and Hocquenghem. The entries under the polynomial's coefficients; thus, for instance, 1 0 1 1 means that  $=p^2+0+p+1$ 

192	n	k	Rc	dmin	G(p)
	7 18 11	4 11 1/2	0.57 3 0.73 3 0.84 3		1 011 10 011 100 101
0.000	(E.7 31 85	0.46 21 0.68 45 0.71	5 5 1 7 1 111	11 1 101 101 00 000 001 011	1 010 001 11 001 111
and the second	33	12	0.52 7	10	1 011 100 011

For a systematic code, we define the message-bit and check-bit

 $M(p) = m_{k-1}p^{k-1} + \dots + m_1p + m_0$  $C(p) = c_{q-1}p^{q-1} + \dots + c_1p + c_0$ 

see want the codeword polynomials to be

 $X(p)=p^{q}M(p)+C(p)$ 

Examples (20) and (21) therefore require  $p^{\alpha}M(p)+C(p)=Q_{M}(p)G(p)$ , or

 $\frac{p^{M}(p)}{G(p)} = Q_{M}(p) + \frac{C(p)}{G(p)}$ 

int as 14 divided by 3 leaves a remainder of 2 since 14/3=4+2/3.

 $C(p) = rem \left[ p^{q}M(p) \right]$ 

G(p)

(21)

(22a)

energine rem []]stands for the remainder of the division within the brackets.

The dision operation needed to generate a systematic cyclic code is easily and performed by the shift-register encoder diagrammed in Fig.13.2-3



19

Encoding starts with the feedback switch closed, the output switch in the ressage-bit position, and the register initialized to the all-zero state. The k ressage bits are shifted into the register and simultaneously delivered to the ansmitter. After k shift cycles, the register contains the q check bits. The feedback switch is now opened and the output switch is moved to deliver the check bits to the transmitter 1.

Syndrome calculation at the receiver is equally simple. Given a received vector Y, the syndrome is determined from

 $S(p)=rem \frac{Y(p)}{G(p)}$ 

(23)

if Y(p) is a valid code polynomial, then G(p) will be factor of Y(p) and Y(p)/G(p) has zero remainder. Otherwise we get a nonzero syndrome polynomial indicating detected errors.

Besides simplified encoding and syndrome calculation, cyclic codes have other advantages over noncyclic block codes. The foremost advantage comes from the ingenious error-correcting decoding methods that have been devised for specific cyclic codes. These methods eliminate the storage needed for table lookup decoding and thus make it practical to use powerful and efficient codes with n>>1. Another advantage is the ability of cyclic codes to detect error bursts that span many successive bits. Detailed exposition of these properties are presented in texts such as Lin and Costello(1983).

**Example 13.2-3** Consider the cyclic (7,4) Hamming code generated by  $G(p)=p^3+0+p+1$ . We will use long division to calculate the check-bit polynomial C(p) when  $M=(1\ 1\ 0\ 0)$ . We first write the message-bit polynomial  $M(p)=p^3+p^2+0+0$  so  $p^3M(p)=p^6+p^5+0+0+0+0+0$ . Next, we divide G(p) into  $p^9M(p)$ , keeping in mind that subtraction is the same as addition in mod-2 arithmetic . Thus,

-0

C(p)=0+p+0

$$p^{3}+0+p+1| \begin{array}{c} Q_{M}(p)=p^{3}+p^{2}+p+0\\ p^{6}+p^{5}+0+0+0+0+0\\ p^{6}+0+p^{4}+p^{3}\\ \hline p^{5}+p^{4}+p^{3}+0\\ p^{5}+0+p^{3}+p^{2}\\ \hline p^{4}+0+p^{2}+0\\ p^{4}+0+p^{2}+p\\ \hline 0+0+p+0\\ \hline 0+0+0+0\\ \end{array}$$

so the complete code polynomial is



 $X(p) = p^{3}M(p)+C(p) = p^{6}+p^{5}+0+0+0+p+0$ 

Foure 13.2-4(a) Shift-register encoder for (7, \*) ' amming code; (b) register bits when M=(1 1 0 0).

Which corresponds to the codeword

X=(1100|010).

You will find this codeword back in Table 13.2-1, where you will also find the cyclic shift  $X = (1 \ 0 \ 0 \ 0 \ 1 \ 0 \ 1)$  and all multiples shifts.

Finally, Fig 13.2-4 shows the shift-register encoder and the register bits for each cycle of the encoding process when the input is  $M=(1\ 1\ 0\ 0)$ . After four shift cycles, the register holds  $C=(0\ 1\ 0)$ --- in agreement with our manual division.

**Exercises 13.2-3** Let Y(p)=X(p)+E(p) where E(p) is the error polynomial. Use Eqs.(20) and (23) to show that the syndrome polynomial S(p) depends on E(p) but not on X(p).

#### CONVOLUTIONAL CODES

Convolutional codes have a structure that efficiently extends over the entire transmitted bit stream, rather than being limited to codeword blocks. The convolutional structure is especially well suited to space and satellite communication systems that require simple encoders and achieve high performance by sophisticated decoding methods. Our treatment of this important family of codes consists of selected examples that introduce the salient features of convolutional encoding and decoding.

#### **Convolutional Encoding**

The fundamental hardware unit for convolutional encoding is a tapped shift register with L+1 stages, as diagrammed in Fig.13.3-1. Each tap gain g is binary digit

ecresenting a short-circuit connection or an open circuit. The message bits in the ecister are combined by mod-2 additional to form the encoding bit.

$$X_{j} = X_{j+L} g_{L} \bigoplus \cdots \bigoplus X_{j+1} g_{j} \bigoplus X_{j} g_{0}$$
$$= \sum_{i=0}^{L} m_{j+1} g_{i} \qquad (mod-2)$$

The name convolutional encoding comes from the fact that Eq(1) has the form a smary convolutional, analogous to the convolutional integral

$$x(t)=Jm(t-\lambda)g(\lambda)d\lambda$$

Notice that  $x_i$  depends on the current input  $m_i$  and on the state of the register defined by the previous L message bits. Also notice that a particular bit message influences a span of L+1 successive encoded bits as it shifts through the register.

To provide the extra bits needed for error control, a complete convolutional encoder must generate output bits at a rate greater than the message bit rate  $r_{b}$ . This is achieved by connecting two or more mod-2 summers to the register interleaving the encoded bits via a commutator switch. For example, the encoder in Fig. 13.3-2 generates n=2 encoded bits

$$x_{i=m_{i-2}}^{i} \circ m_{i-1} \circ m_{i}$$
  $x_{i}^{i} = m_{i-2} \circ m_{i}$ 

which are interleaved by the switch to produce the output steam  $X = Y_1 \cdot Y_2 \cdot Y_3 \cdot Y_2 \cdot X_3 \cdot X_$ 

e output bit rate is therefore 
$$2r_b$$
 and the code rate is  $R_c=1/2$  -

rke an (n,k) block code with R<sub>c</sub>= k/n=1/2.

Th

However, unlike a block code, the input bits have not been grouped into words. Instead, each message bit influences a span of n(L+1)=6 successive output ots. The quantity n(L+1) is called the constraint length measured in terms





of encoded output bits, whereas L is the encode's memory measured in terms of input message bits. We say that this encoder produces an (n,k,L) convolutional code with n=2, k=1, and L=2.

Three different but related graphical representation have been devised for the study of convolutional encoding: the code tree, the code trellis, and the state diagram. We will present each of these for our (2,1,2) encoder in Fig 13.3-2, starting with the code tree. In accordance with normal operating procedure, we presume that the register has been cleared to contain all 0s when the first message bit  $m_1$  arrives. Hence, the initial state is  $m_{-1}m_0=00$  and Eq(2) gives the output  $x_1^1 x_{-1}^1=00$  if  $m_1=0$  or  $x_{-1}^1 x_{-1}^1=11$  if  $m_1=1$ . The code tree drawn in Fig.13.3-a begins at a branch point 22

mode labeled a representing the initial state. If m1=0, you take the upper branch node a to find the output 00 and the output 00 and the next state, which is asso labeled a since mom1=00 in this case. If m1=1, you take the lower branch from a mind the output 11 and the next state mom1=01 signified by the label b. The code the progressively evolves in this fashion for each new input bit. Nodes are labeled the letters denoting the current state m<sub>12</sub>m<sub>11</sub>; you go up down from a node, seconding on the value of m; each branch shows the resulting encoded output x calculated from Eq(2), and it terminates at another node labeled with the next sete. There are 2<sup>1</sup> possible branches for the jth message bit, but the branch settern begins to repeat at j=3 since the register length is L+1=3. Having ebserved repetition in the code tree, we can construct a more compact picture called The code trellis and shown in Fig. 13.3-4a. Here, the nodes on the left denote the four assible current states, while those on the right are the resulting next states. A solid the represent the state transition or branch for mi=0, and a broken line represents The branch for  $m_i=1$ . Each branch is labeled with the resulting output bits  $x_i^i$ ,  $x_i^j$ . Soing one step further, we coalesce the left and right sides of the trellis to obtain The state diagram in Fig.13.3-4b. The self-loops at nodes a and d represent the state transitions a-a and d-d.

Given a sequence of message bits and the initial state, you can use either the code trellis or state diagram to find the resulting state sequence and output bits. The procedure is illustrated in Fig.13.3-4c, starting at initial state a.



Figure 13.3-3 Code tree for(2,1,2) encoder.



 Input
 1
 1
 1
 1
 0
 1
 0
 0
 0
 0
 0
 1
 1
 0
 0
 0
 0
 0
 1
 1
 0
 0
 0
 0
 1
 1
 0
 0
 0
 0
 1
 1
 0
 0
 0
 1
 1
 1
 1
 1
 1
 1
 1
 0
 1
 1
 0
 1
 1
 0
 1
 1
 0
 1
 1
 0
 1
 1
 0
 1
 1
 0
 1
 1
 0
 1
 0
 1
 1
 0
 1
 1
 0
 1
 1
 0
 1
 1
 0
 1
 0
 1
 1
 1
 1
 1
 0
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 <th1</th>
 1
 <th1</th>
 <th1</th>

Sumerous other convolutional codes are obtained by modifying the encoder in 56 13.3-2. If we just change the connections to the mod-2 summers, then the code cee, trellis, and state diagram retain the same structure since the state and cranching pattern reflect only the register contents. The output bits would be conferent, of course, since they depend specifically on the summer connections.

If we extend the shift register to an arbitrary length L+1 and connect it to n≥2 mod-2 summers, we get an (n,k,L) convolutional code with k=1 and code rate R\_=1/n≤1/2. The state of the encoder is defined by L previous input bits, so the code relis and state diagram have  $2^{L}$  different states, and the code-tree pattern repeats =L+1 branches. Connecting one comutator terminal directly to the first stage of the register yields the encoded bit stream

$$X = m_1 x_1^{\dagger} x_1^{\dagger} m_2 x_2^{\dagger} x_2^{\dagger} m_3 x_3^{\dagger} x_3^{\dagger} \dots$$

which defines a systematic convolutional code with  $R_c=1/n$ .

Code rates higher than 1/n require  $k \ge 2$  shift registers and an input distributor switch. This scheme is illustrated by the (3,2,1) encoder in Fig.13.3-6. The message bits are distributed alternately between k=2 registers, each of length L+1=2. We regard the pair of bits  $m_{j+1}m_j$  as the current input, while the pair  $m_{j+3}m_{j+2}$  constitute the state of the encoder. For each input pair, the mod-2 summers generate n=3 encoded output bits given by

$$X_{j}^{i} = m_{j,2} O m_{j,2} O m_{j} X_{j}^{i} = m_{j,3} O m_{j,1} O m_{j}$$
  
 $X_{j}^{i} = m_{j,2} O m_{j}$  (4)

Thus, the output bit rate is  $3r_b/2$  corresponding to the code rate  $R_c=k/n=2/3$ . The constraint length is n(L+1)=6 since a particular input bit influences a span of n=3 output bits from each of its L+1=2 register positions.



Graphical representation becomes more cumbersome for convolutional codes with k>1 because we must deal with input bits in groups of  $2^k$ . Consequently, 2' branches emanate and terminate at each node, and there are  $2^{kL}$  different states. As an example, Fig 13.3-6 shows the state diagram for the (3,2,1) encoder in Fig.13.3-6. The branches are labeled with the k=2 input bits followed by the resulting n=3 output bits.

The convolutional codes employed for FEC systems usually have small values of n and k, while the constraint length typically falls in the range of 10 to 30. All convolutional encoders require a comutator switch at the output, as shown in Figs.13.3-1 and 13.3-5. For codes with k>1, the input distributor switch can be eliminated by using a single register of length kL and shifting the bits in groups of k. In any case, convolutional encoding hardware is simpler than the hardware for block encoding since message bits enter the register unit at a steady rate  $r_b$  and an input buffer is not needed.

**Exercises 13.3-1** Conider a systematic (3,1,3) conclutional code. List the possible state and determine the state transition produced by  $m_j=0$  and  $m_j=1$ . Then construct and label the state diagram taking the encoded output bits to be  $m_j$ ,  $m_{j-2} \odot m_j$ , and  $m_{j-3} \odot m_{j-1}$  (See Fig P13.3-4 for a convolutional eight-state pattern.)

#### Free Distance and Coding Gain

We previously found that the error-control power of a block code depends upon its minimum distance, determined from the weights of the codewords. A convolutional code does not subdivide into codewords, so we consider instead the weight w(X) of an entire transmitted sequence X generated by some message sequence.

The free distance of a convolutional code is then defined to be

 $df = [w(x)]_{min}$ 

X=000...

The value of  $d_f$  serves as a measure of error-control power. It would be exceedingly dull and tiresome task to try to evaluate  $d_f$  by listing all possible smitted sequences. Fortunately there's better way based on the normal produces of appending a"tailor" of 0s at the end of a message to clear register unit and return the encoder to its initial state. This procedural eliminates tain branches from the code trellis for the last L transitions.

Take the code trellis in Fig.13.3-4a, for example. To end up at state a, the nextest state must be either a or c so the last few branches of any transmitted suence X must follow one of the paths shown in Fig.13.3-7. Here the final state is noted by e, and each branch has been labeled with the number of 1s in the boded bits-- which equals the weight associated with that branch. The total of a transmitted sequence X equals the sum of the branch weights along the of X. In accordance with Eq.(5), we seek the path that has the smallest branchest of x. In accordance with Eq.(5), we seek the path that has the smallest branch-

Looking backwords L+1=3 branches from e, we locate the last path that anates from state a before terminating at e. Now suppose all earlier transitions lowed the all-zero path along the top line, giving the state sequence aa....abce. Since an e-a branch hac weight 0, this state sequence corresponds to a minimum eight nontrivial path. We therefore conclude that d/=0+0+.....0+2+1+2=5. There is other minimum-weights paths, such as aa....abcae and aa...abcbce, but notsentrivial path has less weight than <math>df=5.

Another approach to the calculation of free distance involves the generating ection of a convolutional code. The generating function may be viewed as the ster function of the encoder with respect to state transitions. Thus, instead of sting the initial and final states by multiplication. Generating functions provide portant information about code performance, including the free distance and scoding error probability.

We will develop the generating function for our (2,1,2) encoder using the modified state diagram in Fig.13.3-8. This diagram has been derived from Fig13.3-4b.



(a)



Figure 13.3-8 (a) Modified state diagram for (2,1,2) encoder;(b)equivalent block diagram

First, we have eliminated the a-a loop which contributes nothing to the weight of a sequence X. Second, we have drawn the c-a branch as the final c-e transition. Third, we have assigned a state variable  $W_a$  at node a, and likewise at all other odes. Fourth we have labeled each branch with two 'gain' variables. D and I such the exponent of D equals the branch weight (as in Fig 13.3-7), while the exponent of I equals the branch weight (as in Fig 13.3-7), while the exponent of I equals the corresponding number of nonzero message bits (as signified by the solid or dashed branch line). For instance since the c-e branch represents  $x_i^i x_j^i = 11$  and  $m_i = 0$ , it is labeled with  $D^2 I^0 = D^2$ . This exponential trick allows us to perform sums by multiplying the D and I terms, which will become the independent variables of the generating function.

Our modified state diagram now looks like a signal-flow graph of the type sometimes used to analyze feedback systems. Specifically, if we treat the nodes as summing junctions and the DI terms as branch gains, then Fig.13.3-8a represents the set of algebraic state equation

$$W_{b} = D^{2}IW_{a} + IW_{c} \qquad W_{c} = DW_{b} + DW_{d} \qquad (6a)$$
$$W_{d} = DIW_{b} + DIW_{d} \qquad W_{c} = D^{2}W_{c}$$

The encoder's generating function T(D,I) can now be defined by the input-output equation

These equations are also equivalent to the block diagram in Fig.13.3-8b, which in the remphasizes the relationship between the state variables, the branch gains, and the generating function. Note that minus signs have been introduces here so that the two feedback paths c-b and d-d corresponds to negative feedback;

Next, the expression for T(D,I) is obtained by algebraic solution of Eq(6), or by block-diagram reduction of Fig.13.3-8b. using the transfer-function relations for parallel, cascade, and feedback connections in Fig.3.1-8. (If you know Mason's rule ou could also apply it to Fig.13.3-8a). Any of these methods produces the final result

$$T(D,I) = \frac{D^5 I}{1-2DI}$$
  
=  $D^5 I + 2D^6 I^2 + 4D^7 I^3 + 10^6 I^2 + 10^6$ 

27

$$= \sum_{d=5}^{\infty} D^{d} l^{d-4}$$

There we have  $1/(1-2DI)^{-1}$  to get the series in Eq(7b). Keeping in mind that T(D,I) is created all possible transmitted sequences that terminate with a c-e transition (7b) has the following interpretation: for any  $d \ge 5$ , there are exactly  $2^{d-5}$  valid acreated by message containing d-4 nonzero bits. The smallest value of (X) is the free distance, so we again conclude that df=5.

As a generalization of Eq.(7), the generating function for an arbitrary

$$T(d,I) = \sum_{d=df}^{\infty} \sum_{i=0}^{\infty} A(d,i) D^{d}I^{i}$$
(8)

sere, A(d,i) denotes the number of different input-output paths through the modified sete diagram that have weight d and are weight d and are generated by messages containing I nonzero bits.

Now consider a received sequence Y=X+E, where E represents inspinsion errors. The path of Y then diverges from the path of X and may or ay not be a valid path for the code in question. When Y does not correspond to a ad path, a maximum-likelihood decoder should seek out the valid path that has the mallest Hamming distance from Y. Before describing how such a decoder might represented, we will state the relationship between generating functions, free stance, and error probability in maximum-likelihood decoding of convolutional codes.

If transmission errors occur with equal and independent probability  $\alpha$  per bit, the probability of a decoded message-bit error is upper-bounded by

$$\begin{array}{c|c} \mathsf{P}_{\mathsf{bo}} \leq 1 & \underline{\partial} \mathsf{T}(\underline{\mathsf{D}}, \mathfrak{l}) \\ \hline k & \overline{\partial} \mathfrak{l} & \underline{\mathsf{D}} = 2\sqrt{\alpha}(1 \text{-} \alpha c), \mathfrak{l} = 1 \end{array}$$

The derivation of this bound is given in Lin and Costello (1983, chap.11) or Viterbi and Omura (1979, chap.4). When  $\alpha$  is sufficiently small, series expansion of T(D,I) relds the approximation

Voc<<1

$$\mathsf{P}_{\mathsf{bs}} \approx \mathsf{M}(\underline{df}) 2^{\mathsf{df}} \propto^{\mathsf{df}/2} \mathbf{k}$$

where

$$M(df) = \sum_{i=1}^{\infty} A(df,i)$$

The quantity M(d/) simply equals the total number of nonzero message bits over all minimum-weight input-output paths in the modified state diagram.

Equation (10) supports our earlier assertion that the error-control power of a convolutional code depends upon its free distance. For a performance comparison with uncoded transmission we will make the usual assumption of passian white noise and  $(S/N)_R=2R_cy_b\geq 10$  so Eq(10), Sect.13.1, gives the cosmission error probability

$$\infty \approx (4\pi R_c y_b)^{-1/2} e^{-RcYb}$$

The decoded error probability then becomes

£

$$P_{be} \approx M(\underline{df})2^{df} e^{-(Rcdf/2)yb} \\ k(4\pi R_c y_b)^{df/4}$$

(11)

ereas uncoded transmission would yield

$$\mathsf{P}_{\mathsf{b}\mathsf{e}} \approx \frac{1}{\left(4\pi y_{\mathsf{b}}\right)^{1/2}} \tag{11}$$

Since the exponential terms dominate in these expression, we see that involutional coding improves reliability when  $R_c df/2 > 1$ . Accordingly, the quantity  $E_c df/2$  is known as the coding gain, usually expressed in dB.

Explicit design formulas for df do not exists, unfortunately, so good envolutional codes must be discovered by computer search and simulation. Table lists the maximum free distance and coding gain of convolutional codes for sected values of n,k, and L.. Observe that the free distance and coding gain crease with increasing memory L when the code rate R<sub>c</sub> is held fixed. All listed codes are nonsystematic ;a systematic convolutional code has a smaller df than actimum nonsystematic code with the same rate and memory.

<u>n</u>	<u>k</u>	R		df	R <sub>o</sub> dfI2	
4	1	1/4	3	13	1.63	
3	1	1/3	3	10	1.68	
2	1	1/2	3	6	1.50	
		6	10	2.50		
			9	12	3.00	
3	2	2/3	3	7	2.33	
4	3	3/4	3	8	3.00	

Table 13.3-1 Maximum free distance and coding gain of selected convolutional codes

**Example 13.3-1** The (2,1,2) encoder back in Fig 13.3-2 has  $T(D,I)=D^{5}I/(1-2DI)$ , so  $\partial T(D,I)/\partial I = D^{5}/(1-2DI)^{2}$ . Equation (9) therefore gives

$$P_{ba} \le \frac{2^{5} [\alpha(1-\alpha)]^{5/2}}{[1-4\sqrt{\alpha}(1-\alpha)]^{2}} \approx \frac{2^{5} \alpha^{5/2}}{\alpha^{5/2}}$$

and the small- $\alpha$  approximation agrees with Eq.(10). Specifically, in Fig 13.3-8a we find est one minimum-weight nontrivial path abce, which has w(X)=5=df and is penerated by a message containing one nonzero bit, so M(df)=1. If y<sub>b</sub>=10, then R<sub>c</sub> =5,  $\infty \approx 8.5 \times 10^{-4}$ , and maximum-likelihood decoding yields  $P_{be}=6.7 \times 10^{-7}$ , as compared with  $P_{ube}=4.1 \times 10^{-6}$ . This rather small reliability improvement agrees with the small coding gain  $R_c df/2=5/4$ .

Exercises 13.3-2 Let the connections to the mod-2 summers in Fig13.3-2 be changed such that  $x_i^{I} = m_i$  and  $x_i^{II} = m_{r^2} \odot m_{r^1} \odot m_i$ .

- (a) Construct the code trellis and modified state diagram for this systematic code. Show that there are two minimum-weight paths in the state diagram, and that df=4 and M(df)=3. It is not necessary to find T(D,I).
- b) Now assume  $y_b=10$ . Calculate  $\alpha$ ,  $P_{be}$ , and  $P_{ube}$ . What do you conclude about the performance of a conclutional code when  $R_c df/2=1$ ?

#### **Decoding Methods**

There are three generic methods for decoding convolutional codes. At the extreme, the Veterbi algorithm executes maximum-likelihood decoding and chieves optimum performance but requires extensive hardware for computation and storage. At the other extreme, feedback decoding sacrifices performance in achange for simplified hardware. Between these extremes, sequential decoding soproaches optimum performance to a degree that depends upon the decoder's complexity. We will describe how these methods work with a (2,1,L) code. The dension to other codes is conceptually straight forward, but becomes messy to perform for k>1.

Recall that a maximum-likelihood decoder must examine an entire received sequence Y and find a valid path that has the smallest Hamming distance from Y. However, there are  $2^N$  possible paths for an arbitrary message sequence of N bits (or Nn/k bits in Y), so an exhaustive comparison to  $2^{kL}$  surviving paths, edependent of N, thereby bringing maximum-likelihood decoding into the realm of easibility.

A Viterbi decoder assigns to each branch of each surviving path a metric met equals its Hamming distance from the corresponding branch of Y. (we assume here that 0s and 1s have the same transmission-error probability; if not, the branch metric must be redefined to account for the differing probabilities). Summing the branch metrics yields the path metric, and Y is finally decoded as the surviving path with smallest metric. To illustrate the metric calculations and explain how surviving paths are selected, we will walk through an example of Viterbi decoding

Suppose that our (2,1,2) encoder is used at the transmitter, and the ransmitter, and the received sequence starts with Y=11 01 11. Figure 13.3-9 shows ne first three branches of the valid paths emanating from the initial node  $a_0$  in the code trellis. The number in parentheses beneath each branch is the branch metric, obtained by counting the differences between the encoded bits and the corresponding bits in Y. The circled number at the right-hand end of each branch is the transmit of the running path metric, obtained by summing branch metrics from  $a_0$ . For instance, the metric of the path  $a_0$   $b_1$   $c_2$   $b_3$  is 0+2+2=4.

Now observe that another path  $a_0a_1a_2 a_3$  also arrives at node b, and has a smaller metric 2+1+0=3. Regardless of what happens subsequently, this path will

a smaller Hamming distance from Y than the other path arriving at  $b_3$  and is refore more likely to represent a the actual transmitted sequence. Hence, we seard the larger-metric path, marked by an X, and we declare the path with the aller metric to be the survivor at this node. Likewise, we discard the larger metric as arriving at nodes  $a_3, c_3$  and  $d_3$ , leaving to total of  $2^{kL}=4$  surviving paths. I fact that none of the surviving path metrics equals zero indicated the presence detectable errors in Y.Fig13.3-10 depicts the continuation of Fig.13.3-9 for a simplete message of N=12 bits, including tail 0s. All discarded branches and all tests expects the running path metrics have been omitted for the sake of clarity. I latter T under a node indicates that the two arriving paths had equal running at x, in which case we just flip a coin to choose the survivor (why?). The summ-fikelihood path follows the heavy line from  $a_0$  to  $a_{12}$  and the final value of path metric signifies at least two transmission sequence Y+E and message squence M written below the trellis.

A Viterbi decoder must calculate two metrics for each node and store 2<sup>kL</sup> wing paths, each consisting of N branches. Hence, decoding complexity creases exponentially with L and linearly with N. The exponentially factor limits actical applications of the Viterbi algorithm to codes with small values of L.

When N>>1, storage requirements can be reduced by a truncation process sed on the following metric-divergence effect: if two surviving paths emanated in the same node at some point, then the running metric of the less likely path and the same node at some point, then the running metric of the less likely path and the same node at some point, then the running metric of the less likely path and the same node at some point, then the metric of the other survivor within about 5L anches from the common node. This effect appears several times in Fig.13.3-10; and the delayed until the end of the transmitted sequence. Instead, the first k asage bits can be decoded and the first set of branches can be deleted from amory after the first 5Ln received bits have been processed. Successive groups to message bits are then decoded for each additional n bits received thereafter.

Sequential decoding, which was invented before the Viterbi algorithm, also on the metric-divergence effect. A simplified version of the sequential conthm is illustrated in Fig.13.3-11a. Using the same trellis, received sequence, and



metrics as in Fig 13.3-10... Starting at a<sub>0</sub> the sequential decoder purpose a single path by taking the branch with the smallest branch metric at each successive node. If two or more branches form one node have the same metric, such as at node b<sub>2</sub>, the decoder selects one at random and continues on. Whenever the current path happens to be unlikely, the running metric rapidly increases and the decoder eventually decides to go back to a lower-metric node and try +another path. There are three of these abandoned paths in our

example. Even so, a comparison with Fig.13.3-10 shows that sequential decoding involves less computation than Viterbi decoding.

The decision to backtrack and try again is based on the expected value of the running metric at a given node. Specifically, if  $\alpha$  is the transmission error probabilities per bit, then the expected running metric at the jth node of the correct path equals jn $\alpha$ , the expected number of bits errors in Y at that point. The sequential decoder abandons a path when its metric exceeds some specified threshold  $\Delta$  above jn $\alpha$ . If no path survives the threshold test, the value of  $\Delta$  is increased and the decoder backtracks again. Figure 13.3-11b plots the running metrics versus j, along with jn $\alpha$  and the threshold line jn $\alpha$ , + $\Delta$  for  $\alpha$ =1/16 and  $\Delta$ =2.

Sequential decoding approaches the performance of maximum-likelihood decoding when the threshold is loose enough to permit exploration of all probable paths. However, the frequent backtracking requires more computations

and results in a decoding delay significantly greater than Viterbi decoding. A tighter mresholds reduces computations and decoding delay but may actually eliminate the most probable path, thereby increasing the output error probability compared to that of maximum-likelihood decoding with the same coding gain. As compensation, sequential decoding permits practical application of convolutional codes with large L and large coding gain since the decoder's complexity is essentially independent of L.

We have described sequential decoding and Vitebi decoding in terms of algorithm rather than block diagrams of hardware. Indeed, these methods are usually implemented as software for a computer or microprocessor that performs the metric calculations and stores the path data. When circumstances preclude algorithmic decoding, and a higher error probability is tolerable, feedback decoding may be the appropriate method. A feedback decoder actsin general like a "sliding plock decoder" that decodes message bits one by one based on a block of L or more successive tree branches. We will focus on the special class of feedback decoding that employs majority logic to achieve the simplest hardware realization of a convolutional decoder.

Consider a message sequence  $M = m_1 m_2$  and the systematic (2,1,L) encoded sequence

$$X = x_1 x_1 x_2 x_1$$
 (13a)

where

 $\mathbf{x}_{i}^{l} = \mathbf{m}_{i}$ 

We will view the entire sequence X as codeword of indefinite length. Then, perrowing from the matrix representation used for block codes, we will define a generator matrix G and a parity-check matrix H such that

(mod-2)

(13b)

 $x_{j}^{i} = \sum m_{i=1} g_{i}$ 

To represent Eq.(13), must be a semi-infinite matrix with a diagonal structure given by

G=	$\begin{bmatrix} 1 & g_0 & 0 & g_1 & 0 & \dots & 0 & g_L \\ & 1 & g_0 & 0 & g_1 & 0 & \dots & 0 & g_L \\ & & & & & & & & & & & \\ & & & & & & $	
	· · · ·	(14a)

This matrix extends indefinitely to the right and down, and the triangular blank spaces denote elements that equal zero. The parity-check matrix is

1						
<b>g</b> 0 <b>g</b> 1	1	<b>g</b> o	1			
		91	0	g <sub>0</sub>	1	
 1.						4
GL.	0					
		<b>g</b> L	0			
				*		

much also extended indefinitely to the right and down.

Next, let E be the transmission error pattern in a received sequence Y=X+E. We will write these sequences as

.

$$Y = y'_1 y'_1 y'_2 y''_2$$
.....  $E = e'_1 e'_1 e'_2 e''_2$ .....

so that  $y_i^i = m_i^{\dagger} \Theta_i$ . Hence, given the error bit  $e_i^i$ , the jth message bit is

m=y to

- feedback decoder estimates errors from the syndrome sequence

 $S=YH^T=(X+E)H^T=EH^T$ 

Using Eq.(14b) for H, the jth bit of S is

$$\mathbf{s}_{j} = \sum_{i=0}^{L} \mathbf{y}_{j+1}^{i} \mathbf{g}_{i} \mathbf{\Theta} \mathbf{y}_{j}^{i} = \sum_{i=0}^{L} \mathbf{e}_{j+1}^{i} \mathbf{g}_{i} \mathbf{\Theta} \mathbf{e}_{i}^{i}$$
(16)

where the sums are mod-2 and it is understand that  $y'_{j+1} = e'_{j+1} = 0$  for  $j \le 0$ . As a specific example, take a (2,1,6) encoder with  $g_0 = g_2 = g_5 = g_6 = 1$  and  $g_1 = g_4 = 0$ , so

s <sub>j</sub> =	$y'_{j+6} + y'_{j+5} + y'_{j+2} + y'_{j} + y'_{j}$	(17a)
=	$e_{j+6}^{i} + e_{j+5}^{i} + e_{j+2}^{i} + e_{j}^{i} + e_{j}^{i}$	(17b)

Equation (17a) leads directly to the shift-register circuit for syndrome calculation diagrammed an Fig. 13.3-12. Equation (17b) is called a parity-check sum and will leads us eventually to the remaining portion of the feedback decoder.

34

To that end, consider the parity-check table  $P_{10,13,3-13a}$ , where checks societed which error bits appear in the sums  $s_{j,6}, s_{j,4}, s_{j,1}$ , and  $s_j$ . This table brings the fact that  $e_{j,6}^{i}$  is checked by all four of the listed sums, while no other bit is mecked by more than one. Accordingly, this set of check sums is said to be mogonal on  $e_{j,6}^{i}$ . The tap gains of the encoder were carefully chosen to obtain encoder all check sums.



The 13.3-13 Parity-check table for a systematic (2,1,5) code.

When the transmission error probability is reasonably small, we expect to at most one or two errors in the 17 transmitted bits represented by the parityback table. If one of the errors corresponds to  $e'_{+6}=1$ , then the four check sums contain three 1s. Otherwise, the check sums contain less than three 1s. Hence, we can apply these four check sums to a majority-logic gate to generate the most likely estimate of  $e'_{+6}$ .



Figure 13.3-14 Majority-logic feedback decoder for a systematic (2,1,6) code.

Figure 13.3-14 diagrams a complete majority-logic feedback decoder for our systematic (2,1,6) code. The syndrome calculator from Fig 13.3-12 has two outputs  $y_{-}$  and  $s_{i}$ . The syndrome bit goes into another shift register with taps that connect the check sums to the majority-logic gate, whose output equals the estimated error  $e_{j-6}$ . The mod-2 addition  $y_{j-6}^{i-6} e_{j-6}^{i-6}$  carries out error correction based on Eq(15). The error is also feedback to the syndrome register to improve the reliability of subsequent check sums. This feedback path accounts for the name feedback decoding.

Our example decoder can correct any single-error or double-error pattern in consecutive message bits. However, more than two transmission errors educes erroneous corrections and error propagation via the feedback path. These result in a higher output error than that of maximum-likelihood decoding. See Lin and Costello (1983, chap.13) for the error analysis and further treatment of a crity-logic-decoding.

36

## ERROR DETECTION, CORRECTION AND CONTROL

A major design criterion for all telecommunication systems is to chieve error free transmission. Errors, unfortunately, do occur. There are any types and causes originating from various sources ranging from onthing strikes to dirty switch contacts at the central office. A method of stecting and in some cases correcting for their occurrence, is a necessity. To achieve this, two basic techniques are employed. One is to detect the error and request a retransmission of the corrupted message. The second echnique is to correct the error at the error at the receiving end without aving to retransmit the message. The trade-off for either technique is the edundancy that must be built into the transmitted bit stream. This edundancy decreases system throughput

Many of today's communication systems employ elaborate errorcontrol protocols. Some of these protocols are software packages designed a facilitate file transfers between personal computers and mainframes. Here recent error controllers are completely self-contained within a ardware module, thus relieving the CPU of the burden of error control. The entire process is transparent to the user.

In this chapter we consider some of the most common methods sed for error detection and correction, including error-controlling protocols specifically designed for data-communications equipment.

#### 12.1 Parity

Parity is the most simplest and oldest method of error detection. Although it is not very effective in data transmission, it is still widely used the to its simplicity. A single bit called the parity bit is added to a group of bits epresenting a letter, number, or symbol. ASCII characters on a keyboard, for example, are typically encoded into seven bits with an eight bit acting as parity. The parity bit is computed by the transmitting device based on the number of 1-bits set in the character. Parity can be either **odd** or **even**. If add parity is selected, the parity bit is set to a 1 or 0 to make the total number of 1-bits in the character, including the parity bit itself, equal to an odd value. If even parity is select, the opposite is true; the parity bit is set to a 1 or 0 to make the total number of 1-bits, including the parity bit itself, equal to an or ereceived number of 1-bits for each character and checks the computed parity against what was received. If they do not match, an error has been netected. Table1 lists examples of even and odd parity.

The selection of even or odd parity is generally arbitrary. In most cases it is matter of custom or preference. The transmitting and receiving stations, powever, must be set to same mode. Some system designers prefer odd parity over even. The advantages is that when a string of several data characters are anticipated to be all zeros the parity bit would be set to 1 for each character, thus allowing for ease of character identification and synchronization.

Data character	Odd parity bit	Data character	Even parity bit
1101000	0	1011101	1
0010111	1	1110111	0
1010110	1	0011010	1
1010001	0	1010111	1

# 12. 2-Parity Generating and Checking

Parity generating circuits can easily be implemented with a combination of exclusive-bit data word. Odd parity can be obtained by simple adding an inverter at the output of the given circuit. Additional gates can be included in the circuit for extended word engths. The same circuits can be used for parity checking by adding another exclusive-OR gate to accommodate the received parity bit. The received data word and parity bit are applied at the circuits input. For even parity, the output should always be low unless an error occurs. Conversely, for odd parity checking, the output should always be high unless an error occurs.



Houre 12-2 depicts another design that can be used for parity generation and checking.

## 12.3 THE DISADVANTAGE WITH PARITY

A major shortcoming with parity is that it is only applicable for detecting when one bit or an odd number of bits have been changed in a character. Parity checking does not detected when an even number of bits have changed. For example, suppose that bit D2 in Example 1 were to change during the course of a transmission for an odd parity system. Example 1 shows how the bit errors is detected

Example1	Par	ity (odd)	D7	D6	D5	D4	D3	D2	DI	DO
Trans	mitted	0	0	1	1	0	1	1	0	- 1
Rece	ived	0	0	1	1	0	1	0	0	1
								single	bit er	rror

The receive parity bit, a zero is in conflict with the computed number of 1-bits at was received; in this case four, an even number of 1-bits. The parity



odd=1

Figure 12-2 Even or odd parity generation is achieved in this circuit by setting the appropriate level at the parity set input.

et should have been equal to a value making the total number of 1-bits odd. An error has been properly detected. If, on the other hand, bit D2 and bit D1 were both altered during the transmission, the computed parity bit would still be in agreement with the received parity bit. This err would go undetected, as shown in Example2. A little through will reveal that an even number of errors in a character, for odd or even parity, will go undetected.

#### Example

	Parity (odd)	D7	DG	D5	D4	D3	D2	D1	DO
Transmittled	0	0	1	1	0	1	1	0	1
Received	0	0	1	1	0	1	0	1	1
							t	1	
				Er	TOTS:	two	bits o	an	ever
				nu	mber	of bi	ts do u	ndeter	cted

Parity, being a single-bit error-detection scheme, presents another problem in accommodating today's high-speed transmission rates. Many errors are a result of impulse noise, which tends to be bursty in nature. Noise impulses may last several milliseconds, consequently destroying several bits. The higher the transmission rate, ten greater ten effect. Figure 12-3 depicts a 2-ms noise burst mposed on a 4800-bps signal is 208 ms (1/4800). As many as 10 bits are affected. At least two characters are destroyed here, with the possibility of both character errors going undetected.

### 12.4 VERTICAL AND LONGITUDINAL REDUNDANCY CHECK (VRC AND LRC)

Thus far, the discussion of parity has been on a per character basis. This is often referred to as a vertical redundancy check (vrc). Parity can also be computed based on an accumulation of the value of each character's LSB through MSB, including the vrc bit, as shown in figure t24. This method of parity checking is referred to as a longitudinal redundancy check(LRC). The resulting word is called the block check character (BCC).

Additional parity bits in LRC used to produce the BCC provide extra error detection capabilities. Single-bit errors can now be detected and corrected. For example, suppose that the LSB of the letter y in the message in Figure 12-4 was received as a 0 instead of a 1. The computed parity bit for the LRC would indicate that a bit was received in error. By itself, the detected LRC error does not specify which bit in the row of LSB bit received is in error. The same is true for the vrc. The computed parity bit in the column of the character in errory.



Figure 12-3 Effected of a 2-ms noise burst on a 4800-bps signal.

Would be a 1 instead of a 0. By itself, the detected vrc error does not specify which bit in the y column has been received in error. A cross-check, however will reveal that the intersection of the detected parity error, for the vrc and Irc check identifies the exact bit was received in error. By inverting this bit, the error can be corrected.

Unfortunately, an even number of bit errors is not detected by either the no or vrc check. Cross-checks cannot be performed; consequently bit errors cannot be corrected.

### 12.1CYCLIC REDUNDANCY CHECKING (CRC)

Parity checking has major shortcomings. It is much efficient to eliminate me parity bit of each character in the block entirely and utilize the redundant bits at the end of block.

A more powerful method than the combination of LRC and VRC for error detection in blocks is cyclic redundancy checking (CRC). CRC is the most commonly used method



				-		-	i	c	e	SD	d	a	V		BB	C(LR	C)
н	а	e	sp	a	ah	0	0	4	1	1	0	0	1	1	1	0	
LSB	0	1	0	0	-	0	4	0	1	0	0	0	0	0	0	0	
	0	0	1	0	0	0	-	0	0	4	0	1	0	0	0	0	
	0	0	1	0	0	0	1	0	0	0	0	0	0	1	0	1	
	1	0	0	0	0	0	1	1	0	0	0	0	0	4	0	1	
	0	0	1	0	0	0	0	0	0	0	0	0	4	4	1	0	
	0	1	1	1	1	1	1	1	1	1	1	1	4	4	0	1	
MSB	1	1	1	0	1	0	1	1	1	1	0	1	1		4	4	
VRC	1	0	0	0	0	0	0	1	1	0	0	0	0	U	1	1	

Figure 12.4Computing the block check character (BCC) for a message block with vrc and irc odd parity checking.

en en La stic

a nome Liam sequired (slightly more than Irc/vrc systems), and its effectiveness in cting errors is greater than 99.9%.

CRC involves a division of the transmitted message block , by a constant called the generator polynomial. The quotient is discarded and the smainder is transmitted as the block check character (BCC). This is shown in the transmitter is transmitted as the block check character (BCC). This is shown in the transmitter is the block check character (BCC). This is shown in the transmitter is the block check character (BCC). This is shown in the transmitter is the block check character (BCC). This is shown in the transmitter is the block check character (BCC). This is shown in the transmitter is the block check character (BCC). This is shown in the transmitter is the block check character (BCC). This is shown in the transmitter is the block check character (BCC). This is shown in the transmitter is the block check character (BCC). This is shown in the transmitter is the block check character (BCC). This is shown in the transmitter is the block check character (BCC). This is shown in the transmitter is the block check character (BCC). This is shown in the transmitter is the block check character (BCC). This is shown in the transmitter is the block check character (BCC). This is shown in the transmitter is the block check character (BCC). This is shown in the transmitter is the block check character (BCC) as the frame check sequence FCS). The receiving station performs the same computation on the received from the transmitter. If the two match, then no errors have been detected in the message block. If the two match, either a request for retransmission is made by the receiver or the errors are corrected through the use of special coding techniques.

Cyclic codes contain a specific number of bits, governed by the size of me character within the message block. There of the most commonly used cyclic codes are CRC-12, CRC-16, and CRC-CCITT. Blocks containing characters that are six bits in length typically use CRC-12, a 12-bit CRC. Blocks formatted with eight-bit characters typically use CRC-16 or CRC-CCITT, both of which are 16-bit codes. The BCC for these three cyclic codes s deried from the following generator polynomials, G(x):

CRC-12 generator polynomial: CRC-16 generator polynomial: CRC-CCITT generator polynomial:

 $G(x)=x^{12}+x^{11}+x^{5}+x^{2}+x^{11}$   $G(x)=x^{16}+x^{15}+x^{2}+1$  $G(x)=x^{16}+x^{12}+x^{5}+1$ 

A combination of multistage shift registers employing feedback through exclusive-OR gates is used to implement the mathematical function performed on the message block to obtain the BCC, Figure 12-6 depicts three CRC generating circuits for CRC-12, CRC-16, and CRC-CCITT. The BCC is accumulated by shifting the data stream into the data input of the register.

Generator polynomial, G(x)

Quotient discarded

Constant Mesage block Constant Next character Constant Next character Constant Next character Constant Nextcharacter Constant Remainder BCC

Figure 12-5 computing the block check character (BCC) of a message block using CRC.



CRC-16 polynomial, G(x)=x16+ x15+ x2+1 X15 X X2 5 0 6 4 9 8 7 10 15 14 LSB MSB

CRC-CCITT polynomial, G(x)=x16+ x12+ x5+1

Data Input



Figure 12-6 (a)CRC generating circuit for CRC-12; (b) CRC generating circuit for CRC-16;(c)CRC-CCITT

# 12.5.1 Computing the Block Check Character

The generating polynomial, G(x), and message polynomial, M(x), used or computing the BCC include degree terms that represent positions is a poup of bits that are a binary 1: For example, given the polynomial

$$X^5+X^2+X+1$$
  
its binary representation is

100111

some less than the number of bits in the binary code. The following discussion strates how the BCC can be computed using long division.

Eterring to Figure 12-7, if we let n equal the total number of bits in transmitted tock and k equal the number of bits , then n-k equals the number



i bits in the BCC . The message polynomial M(x), is multiplied by X<sup>n-k</sup> to schieved the correct number of bits for the BCC. The resulting

roduct is then divided by the generator polynomial, G(x). The quotient is scarded and the end of the message block. The long-division process. Tather, an exclusive-OR operation is performed. As we will see in the lowing examples, this will yield a BCC having a total number of bits one ess equal to the highest degree of the generator polynomial. The entire tansmitted

 $T(x)=X^{n-k}[M(x)+B(x)]$ 

here T(x)= total transmitted message block

 $X^{n-k}$  = multiplication factor B(x)= BCC

consider the following examples.

Example3 In this example, the transmitted message block will include a total number of bits, n, equal to 14. Nine of the 14 bits are data k, Therefore the BCC consist of five bits(n-k=5).

Given:

Generator polynomial, G(x)=x5+ x2+ x+1

=100111

Message polynomial,  $M(x) = x^8 + x^6 + x^3 + x^2 + 1$ 

=101001101

The number of bits in the BCC, n-k=5( the highest degree of the generator polynomial ). Compute the value of the BCC.

Solution:

1. Multiply the message polynomial, M(x), by x<sup>n-k</sup>;

 $x^{n-k} M(x) = x^{5} (x^{8} + x^{6} + x^{3} + x^{2} + 1)$  $= x^{13} + x^{11} + x^{8} + x^{7} + x^{5}$ 

=1010110100000

2. Divided  $x^{n-k}$  M(x) by the generator polynomial and discard the quotient. The remainder is the BBC, B(x).

101111110	-discard quotient
100111/10100110100000	
100111	
111010	
100111	
111011	
100111	
111000	
100111	
111110	
100111	
110010	
100111	
101010	
100111	-
11010	BBC

3. To determine the total transmitted message block, T(x), add the BBC, B(x), to  $x^{n-k}$  M(x)

(x)=x <sup>n-k</sup> M(x)+ =101001	B(X) 11000000	
+	11010	BBC,B(x)
101001	10111010	transmitted block T(x)

At the receiving end, the transmitted message block, T(x), is divided by the same generating polynomial, G(x). If the remainder is zero, the block was received without errors.

101111110	discard quotient
100111/10110111010	
100111	
111010	
100111	
111011	
100111	
111001	
100111	
111101	
100111	
110100	
100111	
100111	
100111	Remainder equals
0	zero (no errors)

Example : For simplicity, a 16-bit message (k=16) using CRC=16 will be used. The total number of bits in the transmitted message block, n, is therefore 32.

Given:

Generator polynomial for CRC-16,  $G(x)=x^{16}+x^{15}+x^2+1$ Message Polynomial,  $M(x)=x^{15}+x^{13}+x^{11}+x^{10}+x^7+x^5+x^4+1$ 

The number of bits in the BCC, n-k=16 (the highest degree of the generator polynomial).

Solution:

1. Multiply the message polynomial, M(x), by  $x^{n-k}$ ;  $x^{n-k} M(x) = x^{16} (x^{15} + x^{13} + x^{11} + x^{10} + x^7 + x^5 + x^4 + 1)$ 

Transmitted Data Transmitted Block Received Data





- 1. Single-precision
- 2. Double-precision
- 3. Honeywell
- 4. Residue

#### 1 Single-Precision Checksum

The most fundamental checksum computation is the single-precision checksum. Here, the checksum is derived simply the performing a binary addition of each n-bit data word in the message block. Any carry or overflow during the addition process is ignore thus the resultant checksum is also bit in length. Figure 12-8 illustrates how the single -precision checksum is derived transmitted as the BCC, and used to verify the integred of the received data for simplicity a four data block is used. Note that the sum of the data exceeds 2<sup>n</sup>-1 and there for all carry occurs out of the MSB. This carry is ignore and only the eight-bit (n-bit) checksum is send as the BCC.

An inhemet problem with the single-precision checksum is if the MSB of the n-bit data word becomes logically stuck at (SAI), the checksum becomes SAI as well. A little through will reveal that the regenerated checksum on the received data will equal the original checksum and the SAI fault will go undetected. A more elaborate scheme may be necessary.

#### 2-Double- Precision Checksum

As its name implies, the double-precision checksum extends the computed checksum to 2n bits in length, where n is the size of the data word in the message block. For example, the eight-bit data words used in the single-precision checksum example above would have a 16-bit checksum. Message blocks with 16-bit data words would have a 32-bit checksum, and so forth. Summation of data words in the message block can now extend up to modulo  $2^{2n}$ , there by decreasing the probability of an erroneous checksum. In addition, the SAI (stuck at 1) error discussed earlier would be detected as a checksum error at the received, Figure 12-9 depicts how the double-precision checksum is derived, transmitted as the BCC, and used to verify the integrity of the messade data. For simplicity, a four byte data block is used again. Hexadecimal notation bis also used. Note that the carryout of the MSE position

of the low-order checksum byte is not ignored .Instead, it becomes part of the 16-bit checksum result. Any carryout of the MSB of the 16-bit checksum is Ignored.

#### 3- Honeywell Checksum

The Honeywell checksum is an alternative from of the double-length. Its length is also 2n bits, where n is again the size of the data word in the message block. The difference is that the Honeywell checksum is based on interleaving consecutive data words to from double-length words. The double-length words are then summed together two from a double-precision checksum. This is shown in Figure 12-10. The advantage of the Honeywell checksum is that stuck at 1 (SAI) and stuck at 0 (SA=) bit errors occurring in the same bit positions of all words can be detected during the error in the upper and lower words of the checksum. At least two bit positions in the checksum are affected.

#### 4- Residue Checksum

The last from of checksum in our discussion is the residue checksum. The residue checksum is identical to the single-precision checksum, except that any carryout of the MSB position of the checksum word is 'wrapped around' and added to the LSB position. This added complexity permits the detection of SA1 errors that go undetected. This is illustrated in Figure 12-11

Transmitted Data Transmitted Block Received Data Byte 1 **5**A 5A Byla 1 EF Byte 2 Byte 2 EF DATA Check Byte 3 24 24 SUT Eyte 3 C5 02 Byte 4 3 24EF C5 Byte 4 Computed checksum Computed checksum 32 checksur Equal Received 02

Figure 12-9 A double-precision checksum is generated and transmitted as a BCC at the end of a four-byte block. The receiver verifies the block by regenerating the checksum and comparing it against the original



Figure12-10 Structure of the Honeywell checksum. The checksum is generated and transmitted as the BCC at the end of a four-byte block. The receiver verifies the block by regenerating the checksum and comparing it against the original.

### 12-7 Error Correction

Two basic techniques are used by communication systems to ensure the reliable transmission of data.

They are shown Figure 12-12. One technique is to request the retransmission of the data block received in error. This technique, the more popular of the two, is known as automatic repeat request(ARQ). When a data block is received without error, a positive acknowledgment is sent back to the transmitter via the reverse channel. ACK alternating in BISYNC is an example of a protocol that uses ARQ for error correction. A second technique is called







(a)

	Forward chann	el	
Transmitting	(no rearse channel)	FEC	Receiver
station		circuit	station

Figure12-12 (a)Error correction using the autometic the repeat request(ARG) technique; error correction using forward error correction (FEC).

forward error correction (FEC), FEC is used in simplex communications or applications where it is impractical or impossible to request a retransmission of the corrupted message block. An example might be the telemetry signals transmitted to an Earth station from a satellite on a deep space mission. A garbled message could take several minutes or even hours to travel the distance between the two stations. Redundant error-correction coding is include in the transmitted data stream. If an error is detected by the receiver, the redundant code is extracted from the message block and used to predict and possibly correct the discrepancy.

#### 12.7.1 Hamming code

In FEC a return path is not used for requesting the retransmission of a message block in error, hence the name forward error correction. Several codes have been developed to suit applications requiring FEC. Those most commonly recognized have been based on the research of mathematician Trichard W. Hamming. These codes are referred to as ,Hamming codes. Hamming codes employ the use of redundant bits that are inserted into the message stream for error correction. The positions of these bits are established and known by the transmitter and received before hand. If the receiver detects an error in the message block, the Hamming bits are used to identify the position of the error. This position, known as the syndrome ,is the underlying principle of the Hamming code.

#### 12.7.1.1 Developing a Hamming code

We will now develop a Hamming code for single-bit FEC. For simplicity, 10 data bits will be used . The number of Hamming bits depends on the number of data bits  $m_0, m_1, \dots$  transmitted in the message stream, including the Hamming bits. If n is equal to the real number of bits transmitted in a message stream and m is equal to the number of Hamming bits, then m is the smallest number governed by the equation.

2<sup>m</sup>>n+1

For a message of 10 data bits, m is equal to 4 and n is equal 14 bits (10+4)  $2^{4}>(10+4)+1$ 

If the syndrome is to indicate the position of the bit error, check bits, or Hamming bits c<sub>0</sub>,c<sub>1</sub>...... serving as parity can be inserted into the message stream to perform a parity check based on the binary representation of each bit position. How is this possible? Note in Tuble 12-2 that the binary representation of each bit position forms an alternating bit pattern in the vertical direction.. Each column proceeding from the LSB to the MSB alternates at one-half the rate of the

Stream			
Bit position In message	Binary representation	Check bit	Position set
1	0001	C <sub>0</sub>	1,3,5,7,9,11,13
2	0010	C1	2,3,6,7,10,11,14
3	0011	C2	4,5,6,7,12,13,14
4	0100	C3 1	8,9,10,11,12,13,14,
5	0101		
6	0110		
7	0111		
8	1000		
9	1001		
10	1010		
11	1011		
12	1100		
13	1101		
14	1110		
4 5 6 7 8 9 10 11 12 13 14	0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110	c3 1	8,9,10,11,12,13,

TABLE 12-2 Check Bits Can Be Used As Parity on Binary Weighted Positions in a Message

previous column. The LSB alternates with every positions. The next bit alternates every two bit positions, and so forth.

To illustrate how the check bits are encoded, the 10-bit message 1101001110 is labeled m<sub>9</sub> through m<sub>0</sub>, as illustrates in Figure12-13 By inserting the check bits into the message length n is extended to 14 bits. For simplicity, bit positions 1,2,4,8 will be used for the check bits. Even or odd parity generation can be performed own the bit positions associated with each can be performed by exclusive -ORing individual bits an a group of the bit. For even parity, PEO through PE3 can serve as weight parity checks over the bit positions listed in Table 12-2 Exclusive-ORing these bit positions together with the data corresponding to the 14 bit

message stream shown in Figure 12-13, we the following:

13 11 9 7 6 5 3 1 bit position PE0=0= $m_8 \odot m_0 \odot m_4 \odot m_3 \odot m_2 \odot m_1 \odot m_0 \odot c_0$ 

PE3=0=m<sub>9</sub> @m@m<sub>7</sub> @ m<sub>6</sub> O m<sub>6</sub> O m<sub>4</sub> Q c<sub>3</sub>

To determine the value of the check bits  $c_0$  through  $c_3$  the equations above can be rearranged as follows:

mema	317	m	sm5	<b>m</b> 4	113	m <sub>2</sub>	m	mo
11	0	1	0	0	1	1	1	0

Original bit stream, 10 bits



Figure 12-13 Check bits are inserted into a message stream for FEC.

 $c_0 = m_8^0 m_0^0 m_4^0 m_3^0 qm_1^0 qm_0^+ m_0^-$ =1 9 10+0 919 190 = 0

 $c_1 = m_9 O m_6 O m_5 O m_9 O m_2 O m_0$ =1 + 1 + 0 + 1 + 1 + 0 = 0

even parity

 $c_2=m_9 \ Om_9 O \ m_7 O \ m_3 O \ m_2 O \ m_1$ =1  $\oplus$  1  $\oplus$  0  $\oplus$  1 $\oplus$  1  $\oplus$  1 = 1

c3=m9Q m8Q m7Q m6 Om9Q m4 =1 @ 1 @ 0 @ 1 @ 0 @ 0=1

Thus the check bits inserted into the message stream in positions 8,4,2,and1 are

 $c_3=1$   $c_2=1$   $c_1=0$  $c_0=0$ 

Let us now look at how a bit error can be identified and corrected by the weighted parity checks. Suppose that an error has been detected in the transmitted message stream. Bit positions 7 has been lost in the transmission 110100111111000 - transmitted bit stream

Iost in transmission 110100101111000 received bit stream error in bit position 7

The receiver performs an even parity check over the same bit positions discussed above. Even parity should result for each parity check if there are no errors. Since a bit error has occurred, however, the syndrome(location of the error) will be identified by the binary number produced by the parity checks PEO through PE3, as follows:

14 13 12 11 10 9 8 7 6 5 4 3 2 1 1 1 0 1 0 0 1 0 1 1 1 0 0 0

Check 0: 13 11 9 7 5 3 1 bit position PE0 = 1+1+0+0+1+0+0=1 (even parity failure)1 Check 1: 14 11 10 7 6 32 bit position PE1 = 1+1+0+0+1+0+0=1 (even parity failure)1 Check 2: 14 13 12 7 6 5 4 bit position PE1 = 1+1+0+0+1+1+1=1 (even parity failure)1 Check 3: 14 13 12 11 10 9 8 bit position PE3 = 1+1+0+1+0+0+1=0 (correct)0

The resulting syndrome is 0111, or bit position 7. This bit is simply inverted and the parity checks will result in 000(corrected). The check bits are removed from positions 1, 2, 4 and 8, there by resulting in the original message. One nice feature of this Hamming code is that once the message is encoded there is no differences between the check bits and the original message bits; that is. The syndrome can just as well identify a check bit in error.

#### 17.2.1.2An alternative method.

Now we have established the principle behind a Hamming code, an alternative method for correcting a single-bit error will be given here. The disadvantage with this method, however, is that it 10-bit message stream, 1101001110, will be used. Therefore, the number of Hamming bits, four, remains the same. The Hamming bits can actually be placed anywhere in the transmitted message stream as their positions are known by the transmitter and received. The procedure is outlined as follows:

1- Compute the number of Hamming bits m required for a message of n bits.

Original message stream:: 1101001110(10bits)

2<sup>m</sup>>n+1 2<sup>4</sup>>(10+4)+1 m=4, n=14

2 -Insert the Hamming bits H into the original message stream.

	Trar	ISMI	ted	mess	sag	0.5	155	ett.			
4	13	12	11	10	9	8	7	6	5	4	3

-													
1	Н	1	0	Н	1	0	0	1	H	1	н	1	0

3 - Express each bit positions containing as 1 as a four-bit binary number and exclusive-Or each of these numbers together. Starting from the left, bit positions 14, 12, 9, 6, 4, and 2 are exclusive-ORed together. This will b result in the value of the Hamming bits.

2 1

		1110=14	
	+	1100=12	
		0010	
	+	1001=9	
-	-	1011	
	+	0110=6	
	-	1101	
	÷	0100=#	
	-	1001	
	+	0010=2	
		1011	_ Hamming bit
			the second s

4-Places the value of the Hamming bits into the H transmitted message stream shown in step 2

14	13	12	11	10	9	-8	7	6	5	4	3	2	1	bit position
1	1	1	0	C	1	3	0	1	1	1	1	1	0	transmitted bit stream
1	1	1	0	0	1	0	.0	0	1	1	1	1	0	received bit stream
										err	or i	n bi	tp	osition 6

Let us now assume that bit position 5 was received in error.

5- The Hamming bits are extracted from the received message stream and exclusive-Ored with the binary representation of the bit positions containing a 1. This will detect the bit positions in error, or the syndrome,

14 13 12 11 10 9 8 7 6 5 4 3 2 1

1 1 0 1000 1 10

1

0 1 1 extracted Hamming bits

1011 Hamming bits 1110=14

	UIUI
	1100=12
-	1001
	1001=9
-	0000
+	0100=4
	0100
+	0010=2

0110 syndrome equals bit position 6

To detect multiple bit errors, more elaborate FEC techniques are necessary. Additional redundancy must be built into the message stream. This further reduces the efficiency of the channel and lowers the transmission system's throughput. Unlike ARQ, which is extremely reliable, the best FEC techniques are not particularly in cases where multiple bits are destroyed due to noise bursts. Generally, FEC is employed only in applications where ARQ is not feasible. The detection of multiple- bit errors is beyond the scope of this book.

# CONCLUSION

This graduation project training was the point where theoretic came together The training gave a lot me. I discovered the computer word There were learn the error correction, detection and control. Also I having great knowledge in computers the bed me. You allows to project. Thank you for Prot Dr. Fahrettin