

# HIGH VOLTAGE GAIN DC-DC CONVERTER BASED ON MODIFIED QUASI Z-SOURCE AND SWITCHED CAPACITOR NETWORK 

## M.Sc THESIS

Ndey JALLOW

Nicosia
October, 2022

# NEAR EAST UNIVERSITY <br> INSTITUTE OF GRADUATE STUDIES <br> DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING 

# HIGH VOLTAGE GAIN DC-DC CONVERTER BASED ON MODIFIED QUASI 

 Z-SOURCE AND SWITCHED CAPACITOR NETWORK
## M.Sc. THESIS

Ndey JALLOW

Supervisor
Assist. Prof. Dr. Samuel Nii TACKIE

Nicosia
October, 2022

## Approval

We certify that we have read the thesis submitted by Ndey Jallow titled "High Voltage Gain DC-DC Converter Based on Modified Quasi Z-Source and Switched Capacitor Network"and that in our combined opinion it is fully adequate, in scope and in quality, as a thesis for the degree of Master of Educational Sciences.
Examining Committee Name-Surname Signature

Head of the Committee: Prof. Dr. Şenol Bektaş

Committee Member: Assist. Prof. Dr. Cemal Kavalcıoğlu

Supervisor: Assist. Prof. Dr. Samuel Mi Tackie



Approved by the Head of the Department

Approved by the Institute of Graduate Studies


Prof. Dr. Kemal Hüsnü Can Başer
Head of the Institute

## Declaration

I hereby declare that all information, documents, analysis and results in this thesis have been collected and presented according to the academic rules and ethical guidelines of Institute of Graduate Studies, Near East University. I also declare that as required by these rules and conduct, I have fully cited and referenced information and data that are not original to this study.

## Acknowledgments

In the name of Allah the most gracious and the most merciful. I wish to thank my parents, Isatou and Demba Jallow for their love, prayers and support. I would also like to thank my supervisor Assist. Prof. Dr. Samuel Nii Tackie for his guidance through the process of writing this thesis. Finally, much thanks to my lecturers and my classmates for their support.

Ndey Jallow

# Abstract <br> High Voltage Gain DC-DC Converter Based on Modified Quasi Z-Source and Switched Capacitor Network 

Jallow, Ndey<br>Assist. Prof. Dr. Samuel Nii Tackie MSc, Department of Electrical and Electronics Engineering October, 2022, 84 pages

This thesis presents a new high gain dc-dc converter. This converter is based on a modified quasi $z$-source topology and a switched capacitor network. The aim of this presented converter is to be attain high boost of the input voltage with very low duty cycles. In addition when compared to other high gain converters this presented converter has few elements and low stress on its semiconductors. Furthermore, steady state analysis and mathematical analysis of the converter is carried out. A comparison with other high gain converters is also done. Finally, the duty cycle was varied to observe how the output voltage would behave.

Keywords: high voltage gain, modified quasi, z-source network, voltage stress

## Özet

# High Voltage Gain DC-DC Converter Based on Modified Quasi Z-Source and Switched Capacitor Network 

Jallow, Ndey<br>Assist. Prof. Dr. Samuel Nii Tackie MSc, Department of Electrical and Electronics Engineering October, 2022, 84 pages

Bu tez, yeni bir yüksek kazançlı dc-dc dönüştürücü sunmaktadır. Bu dönüştürücü, değiştirilmiş bir yarı z-kaynak topolojisine ve anahtarlamalı bir kapasitör ağına dayanmaktadır. Sunulan bu dönüştürücünün amacı, çok düşük görev döngüleri ile giriş geriliminde yüksek artış elde etmektir. Ek olarak, diğer yüksek kazançlı dönüştürücülerle karşılaştırıldığında, bu sunulan dönüştürücünün yarı iletkenlerinde az eleman ve düşük stres vardır. Ayrıca, kararlı durum analizi ve dönüştürücünün matematiksel analizi yapılır. Diğer yüksek kazançlı dönüştürücüler ile bir karşılaştırma da yapılır. Son olarak, çıkış voltajının nasıl davranacağını gözlemlemek için görev döngüsü değiştirildi.
Anahtar Kelimeler: yüksek gerilim kazancı, değiştirilmiş yarı, z-kaynak ağı, gerilim stresi

## Table of Contents

Approval ..... 1
Declaration ..... 2
Acknowledgments. .....  3
Abstract ..... 4
Özet ..... 5
Table of Contents ..... 6
List of Tables ..... 8
List of Figures ..... 9
List of Abbreviations ..... 12
CHAPTER 1
Overview ..... 14
Shunt Regulator ..... 14
Series Regulator ..... 14
Buck Converter ..... 15
Boost Converter ..... 16
Buck-boost Converter. ..... 17
Cuk Converter ..... 18
SEPIC Converter ..... 18
ZETA ..... 19
Thesis problem ..... 20
Aim of Thesis ..... 20
Importance of this thesis ..... 20
Limitation ..... 21
Overview of thesis. ..... 21
CHAPTER 2
Literature Review on Impedance Based DC-DC Converters ..... 22
Overview ..... 22
Z-source DC-DC converter ..... 22
Quasi z-source dc-dc converter ..... 35
Switched inductor-based DC-DC converters ..... 42
Switched capacitor DC-DC converters ..... 44
Switched inductor capacitor network based converters ..... 47
Summary ..... 51
CHAPTER 3
Presented Converter and Results from Simulation ..... 52
Overview ..... 52
Presented Topology ..... 53
Steady state analysis of the proposed converter ..... 56
Passive component design. ..... 59
Comparison with other High Gain Converters ..... 60
Simulation Results ..... 63
Comparative Analysis of Output Voltage at Various Duty Cycles ..... 75
Summary ..... 76
CHAPTER 4
Introduction ..... 77
Overview ..... 77
Recommendations for Future Work. ..... 78
REFERENCES ..... 79
APPENDICES ..... 82

## List of Tables

Page
Table 1: Voltage Transmission Quotient of Z-source Converter ..... 24
Table 2: Comparison between Modified Z-source Converter and Traditional Z-sourcedc-dc Converter 31
Table 3:Comparison of Presented Converter with other High Gain DC-DC Converter 61
Table 4: Input Parameters of the Components. ..... 63
Table 5: Summary of Simulation Results ..... 76

## List of Figures

Page
Figure 1: DC-DC Converters ..... 13
Figure 2: Shunt Regulation ..... 14
Figure 3: Series Regulator ..... 15
Figure 4: Buck Converter ..... 16
Figure 5: Boost Converter Topology ..... 17
Figure 6: Buck-boost Converter ..... 17
Figure 7: Cuk Converter ..... 18
Figure 8: Sepic Converter Topology ..... 19
Figure 9: Zeta Converter Topology ..... 19
Figure 10: Z-source Inverter ..... 23
Figure 11: Z-source DC-DC Converter ..... 23
Figure 12: Operation Modes of Z-source DC-DC Converter ..... 24
Figure 13: (a) When $S 1$ is on and $S 2$ is off. (b) When $S 1$ is off and $S 2$ is on ..... 25
Figure 14: Modified Z-source Network ..... 26
Figure 16: Modes of Operation Modified Z-source Converter ..... 30
Figure 17: Dual Input Z-source Converter ..... 31
Figure 18: State 1 Equivalent Circuit ..... 32
Figure 19: State 2 Equivalent Circuit ..... 32
Figure 20: State 3 Equivalent Circuit ..... 33
Figure 21: State 4 Equivalent Circuit ..... 34
Figure 22: Operation Mode 1 ..... 34
Figure 23: Operation Mode 2 ..... 35
Figure 24: Quasi Z-source Converter ..... 36
Figure 25: Modes of Operation of QZS Converter ..... 37
Figure 26: Operation of Converter in four Cases ..... 41
Figure 27: Switched Inductor-based DC-DC Converter ..... 42
Figure 28: Modes of Operation ..... 43
Figure 29: Switched Capacitor DC-DC Converter Topology ..... 45
Figure 30: Modes of Operation ..... 46
Figure 31: Switched Inductor Capacitor Network Based Converter ..... 48
Figure 32: Operational Waveform ..... 49
Figure 33: Equivalent Circuit for Mode 1 ..... 49
Figure 34: Equivalent Circuit for Mode 2 ..... 50
Figure 35: Presented Topology ..... 53
Figure 36: Modes of Operation ..... 54
Figure 37: Waveform Analysis of the Converter ..... 58
Figure 38: Comparison of Parameters in Table 3 ..... 61
Figure 39: Inductor ( $\mathrm{VL}_{1}$ ) voltage ..... 64
Figure 40: Inductor ( $\mathrm{VL}_{2}$ ) voltage ..... 64
Figure 41: Inductor $\left(\mathrm{iL}_{1}\right)$ current ..... 64
Figure 42: Inductor $\left(\mathrm{iL}_{2}\right)$ current ..... 65
Figure 43: Capacitor ( $\mathrm{vC}_{1}$ ) Voltage ..... 65
Figure 44: Capacitor ( $\mathrm{vC}_{2}$ ) Voltage ..... 66
Figure 45: Capacitor ( $\mathrm{vC}_{3}$ ) Voltage ..... 66
Figure 46: Capacitor ( $\mathrm{vC}_{4}$ ) Voltage ..... 66
Figure 47: Capacitor ( $\mathrm{iC}_{1}$ ) Current ..... 67
Figure 48: Capacitor ( $\mathrm{iC}_{2}$ ) Current ..... 67
Figure 49: Capacitor $\left(\mathrm{iC}_{3}\right)$ Current ..... 67
Figure 50: Capacitor ( $\mathrm{iC}_{4}$ ) Current ..... 68
Figure 51: Capacitor ( $\mathrm{iC}_{\mathrm{f}}$ ) Current ..... 68
Figure 52: Input Voltage ..... 68
Figure 53: Output Voltage ..... 69
Figure 54: Input Current ..... 69
Figure 55: Output Current ..... 69
Figure 56: Diode ( $\mathrm{vD}_{1}$ ) Voltage ..... 70
Figure 57: Diode ( $\mathrm{vD}_{2}$ ) Voltage ..... 71
Figure 58: Diode ( $\mathrm{vD}_{3}$ ) Voltage ..... 71
Figure 59: Diode ( $\mathrm{vD}_{4}$ ) Voltage ..... 71
Figure 60: Diode (vD ${ }_{5}$ ) Voltage ..... 72
Figure 61: Diode ( $\mathrm{iD}_{1}$ ) Current ..... 72

Figure 62: Diode $\left(\mathrm{iD}_{2}\right)$ Current 72
Figure 63: Diode $\left(\mathrm{iD}_{3}\right)$ Current 73
Figure 64: Diode $\left(\mathrm{iD}_{4}\right)$ Current 73
Figure 65: Diode ( $\mathrm{iD}_{5}$ ) Current 73
Figure 66: Switch $\left(\mathrm{vS}_{1}\right)$ Voltage 74
Figure 67: Switch $\left(\mathrm{vS}_{2}\right)$ Voltage 74
Figure 68: Switch ( $\mathrm{iS}_{1}$ ) Current 74
Figure 69: Switch $\left(\mathrm{vS}_{2}\right)$ Current 75
Figure 70: Output Voltage at Various Duty Cycles 75

## List of Abbreviations

| AC: | Alternating current |
| :--- | :--- |
| CCM: | Continuous Conduction Mode |
| DC: | Direct Current |
| DCM: | Discontinuous Conduction Mode |
| EMI: | Electromagnetic Induction |
| IGBT: | Insulated Gate Bipolar Transistor |
| LED: | Light Emitting Diode |
| MOSFET: | Metal-oxide Semiconductor Field-effect Transistor |
| PV: | Photovoltaic |
| PWM: | Pulse Width Modulation |
| QZSI: | Quasi Z-source Inverter |
| SC: | Switched Capacitor |
| SEPIC: | Single Ended Primary Inductor Converter |
| SL: | Switched Inductor |
| THD: | Total Harmonic Distortion |
| VSI: | Voltage Source Inverter |
| ZSI: | Z-source Inverter |

## CHAPTER 1

### 1.0 Overview

As world population and modernization increases by day, demand for energy has increased tremendously. Transportation, aircraft, trains, automobiles, ships, building, health care, education, communication, etc. all require energy to function properly. However the number one problem the energy sector is facing is the short supply of fossil fuel sources like diesel due to price volatility. These fossil sources also pose high threats like global warming and climate change to our environment. In order to address these issues an alternative like renewable energy was introduced as a means to not only address the scarcity of fuel but to also help combat climate change.

However, most of the time the power generated from renewable energy needs processes like boosting and inverting to suit the intended applications. DC-DC converters have been one of the devices that are being used in renewable energy systems.

DC-DC converters operate on dc voltage, they convert low voltage dc to high voltage or high voltage dc to low voltage dc by the use of a switching element which converts DC to AC square wave signal which is then passed through a filter to convert it to DC voltage. The output of this voltage can either be lower or higher depending on the need. From the name it is clear that these converters only work on DC voltage. As illustrated below in figure 1 DC-DC converters can be classified into two namely linear and switch. Each of these have different topologies that perform specific functions.
Figure 1
DC-DC Converters


A linear regulator is a device that maintains a constant voltage. The resistance of this regulator varies in response to the voltage input and the load on the system, resulting in a constant output voltage. This device is designed to function as a variable resistor, constantly altering a voltage divider to maintain a constant result voltage and emitting the variations as heat to the environment. This works by utilizing a resistive voltage drop to make and direct a given voltage output while the switch mode works by putting away the energy input intermittently and afterward delivering that energy to the output at an alternate voltage. Linear voltage controller has two types, the shunt and series voltage controller.

## Shunt Regulator

Shunt regulator works by allowing a changeable resistance path between the source voltage and ground. It has been discovered that total dosage exposure degrades loop gain and affects regulation, however using a shunt regulator topology can greatly increase dependability at larger total doses. (Chen, et al., 2008). Shunt capacitors can provide the system with reactive power. Because a capacitor's reactive power output is related to the square of the system voltage, its efficacy at high and low voltages may be compromised. As a result, capacitors are commonly constructed using a combination of fixed and switched capacitors to increase their performance under various loading situations. As a result, they are unable to create changeable reactive power on a continuous basis. (Hosseini et al., 2018)

## Figure 2

Shunt Regulation (Hosseini et al, .2018).


## Series Regulator

A series voltage regulator is the most common type of linear voltage regulator, and it is more effective than shunt regulators. In distribution systems, series voltage regulators are often employed to regulate voltage. However these devices are incapable
of generating reactive power, and their operation only forces the source to do so. Furthermore, they have a delayed response time and operate in a step-by-step manner. (Hosseini et al, .2018). For better efficiency of the device, designers focus on minimizing the voltage and reducing the transistors, even though some circuits cannot effectively regulate the input voltage as it approaches a desired output voltage. Those that are able to regulate the input voltage are known as Low Dropout regulators. Unlike shunt regulators, a series regulator can only supply current.
Figure 3
Series Regulator (Hosseini et al, .2018).


## Switched-mode converter

When it comes to DC-DC converters, switching converters are more efficient than linear regulators, which usually consists of a simpler circuits that lowers voltages by wasting energy as heat without stepping up current in the output.

## Buck Converter

Buck converter or step down converter is a kind of switched-mode converter which makes use of at least one diode and a switch, one capacitor and an inductor.

Buck converter and its derivatives are well-known for its ability to create stepdowns hence this converter steps down input DC voltage from a high level to a lower level. Buck conversion is a popular and commonly used technique in electrical circuits for portable devices such as VLSI and integrated circuits etc. Current in buck converters is derived from its power source in the form of pulses and the battery source's dependability is influenced by the ripples. Buck converters can operate in either CCM or DCM by nature of switching actions which is determined by continuity of current flow through the inductor.

Figure 4

## Buck Converter



## Boost Converter

Boost converter as specified in the name is a converter that increases or boosts dc voltage while stepping down current i.e. boost converter steps up voltage from lower level to higher level. It's a type of switched-mode converter consisting of a switch, a capacitor, an inductor, a diode with a voltage source. Boost converters can be prone to voltage ripples, this however can be eliminated by making use of filters consisting of capacitors, the capacitors can be connected at the input and output of the converter. Furthermore, boost converters are also extremely nonlinear systems, for this reason a range of linear and nonlinear control approaches have been investigated for attaining effective voltage regulation with substantial load changes. This converter gets its power source from DC sources like solar panels, DC generators etc. A boost converter's primary idea consists of two separate states.
In the on-state the switch is closed, causing the inductor current to increase while in the off-state the switch is open, the current will decrease because it can only flow through the inductor to the diode and the load, and for this reason the inductor will generate a voltage to compensate for the loss current. This voltage will in turn charge the capacitor to a voltage much greater than the input voltage.

This converter is used in hybrid electric circuits, LED driver, LED backlight, flash light, and solar power systems.

## Figure 5

## Boost Converter Topology



## Buck-boost Converter

Buck-boost converter makes used of features from the buck converter and boost converter, its basic circuit contains capacitors, inductors, a switch, diode and a voltage source. The lack of a ground line in the switch makes the drive circuitry more difficult to operate, which might be a disadvantage of this converter. Occasionally, a DC-DC buck converter is used to create a little amount of output voltage from a large amount of input power, allowing for smaller devices and longer battery life. Buck-boost converters, on the other hand, may produce output voltages that are greater or lower than the input voltage and can provide both steps up and steps down output voltage. Buck-boost converters can work in one of two conduction modes: continuous or discontinuous. Buck-boost converter can operate either as a buck converter or a boost converter at a given time, it cannot operate as both simultaneously. (Soheli et al., 2018). Application s of this converter include battery power systems, self-regulating power supplies, etc.

Figure 6
Buck-boost Converter (Soheli et al., 2018).


## Cuk Converter

The operation of cuk converter is identical to a buck-boost converter, except for the fact that the output voltage of the cuk converter is reversed when compared to the input voltage, ie the polarity of the input voltage and the output voltage are opposite (Ahmethodžić, et al.,2017). One of the advantages of the cuk converter is that it uses a capacitor for energy transmission rather than an inductor as in other basic DC-DC converter topologies. The interleaved configuration was extensively implemented a short time ago because of its unique benefits. Reduced settling time and decreased ripple content on the output side are two major advantages. The main advantage of using a non-isolated Cuk converter over a buck-boost converter or other DC-DC topology is that it may provide completely regulated DC output voltage. It improves the settling time period while reducing the ripple content in both the input and output sides. (Tuvar \& Ayalani, 2019).

Figure 7
Cuk Converter (Tuvar \& Ayalani, 2019).


## SEPIC Converter

SEPIC is basically a combination of boost and inverted buck-boost, it has identical features to buck boost converter. However, it has a non-inverted output which produces an output which has the same polarity as the input voltage. This converter makes use of a capacitor to couple voltage from the input to the output which as a result makes it easy to respond to a short-circuit output and be able to shutdown fully.

SEPIC, like any other switched mode converter, converts voltage by energy transfer between capacitors and inductors. Switches like MOSFET because of their
ability to have a greater input impedance and low voltage drop are used to control the quantity of energy exchanged or transferred.

SEPIC is used in single lithium batteries because of its ability to either lower to boost the voltage at the output of the regulator.
Figure 8
Sepic Converter Topology


ZETA
A ZETA converter is a converter that generates positive output voltage from an input voltage that is either greater or lower than the output voltage. Zeta has the same operational function as the SEPIC but their difference is that SEPIC is developed from the boost converter topology while the zeta was developed from the buck topology. Zeta has very low output voltage ripple, similar to the buck and cuk converters. Inductor in series with $v_{\text {out }}$ in each of these converters prevents abrupt fluctuations in output current from increasing ripple voltage. ZETA converter topology consists of two inductors and two capacitors that can operate to either lower or boost voltage. This converter is alternative for controlling power sources low-cost wall wart that have unregulated supply.

## Figure 9

Zeta Converter Topology


### 1.1Thesis problem

In an effort to combat global warming and climate change renewable energy was introduced. However, to be able to use the power generated from renewable energy devices like dc-dc converters and inverters are needed. However, these devices are affected by numerous drawbacks. Switching converters for instance, tend to be expensive and highly susceptible to noise interference, the choppers can be quite unstable with supply of current and voltage which makes them inadequate. Fly-back converter types are affected by ripples, losses and electromagnetic interference.

In addition some impedance sources have issues like high duty cycles, numerous elements, low gain and in situations where the boot range ratio of the impedance source find it hard to increase the average power of the switching device. Quasi z-source topology derived from $z$-source to address low gain but it is not effective in high modulation index.

### 1.2 Aim of Thesis

Like all other converter devices this converter is set to address a number of issues that were noticed from converters before. This thesis aims to tackle issues that are highlighted below:

- This device for conversion should have the ability to perform with high efficiency and reduced losses.
- Less cost.
- This converter should be able to achieve a high voltage gain compared to conventional z -source dc-dc converter and quasi z -source.
- Less voltage stress on the elements.
- Less number of elements.

The above will be verified by running simulations on PSCAD/EMTDC.

### 1.3 Importance of this thesis

The presented converter has less number of elements which as a result reduces the complexity and cost of the circuit. Furthermore, because DC-DC converters have the ability to lower or increase voltage it therefore lessens damage to the device and also
saves space on the batteries. The z-source inverter compared to traditional i-source and v -source inverters has a buck-boost feature that allows it to give any desirable output despite the input. In addition z -source converters have a higher voltage gain and low duty cycles compared to conventional i-source and v-source converters. The z -source topology is simple which therefore reduces cost and improves efficiency. The quasi z source converter operates on low shoot through current. Secondly it has low voltage stresses on its capacitors and low current stress on the inductors.

### 1.3 Limitation

Although the paper has been written and conducted with utmost thought and analysis it is however impossible to say that it has no limitations. Firstly, all stimulations are conducted using PCAD which means we can only go as far as the scope of the software which will render minimal control over the results. Even though results from simulations on computer software are a standard academic practice it is without a doubt to say that experiments conducted in a laboratory would give a much better analysis and results but the lack of said materials has been a major limitation.

### 1.4 Overview of thesis

This thesis is divided into the following:
Chapter 1: Introduction, thesis problem, aim of this thesis, importance of this thesis, limitations, overview of the thesis.

Chapter 2: Literature review on impedance based DC-DC Converters.
Chapter 3: Analysis of the presented topology and simulation results.
Chapter 4: Conclusion and recommendation for future works.

## CHAPTER 2

## Literature Review on Impedance Based DC-DC Converters

### 2.0 Overview

Energy has been an essential issue throughout human history, nearly encompassing existence. Although traditional energy resources such as coal, oil, and gas have long been used to supply energy. The disadvantages of these fuels lead to the introduction of renewable energy sources, but in order to utilize renewable energy we will need devices like converters and inverters. For this reason researchers in the area of power conversion and control developed a high interest in impedance source converters. This chapter will be a review on impedance source networks.

### 2.1 Z-source DC-DC converter

The impedance source network was first proposed by Feng in 2002 in order to address the shortcomings of the I-source and v-source inverter. In the impedance source topology the components are connected in an x shape as shown in figure 10 , this is to optimize the voltage gain. Impedance source topology can be used ac-ac, ac-dc, dc-dc, etc.

Focusing on the dc-dc topology of the impedance network, the converter proposed by Kumar \& Veerachary (2017) shows how the topology is ideal for great step-up applications. However this is only possible because of the fact that the energy source is secluded from the load, with that the boost ratio of the converter is higher and we can also get positive values for the output voltage and clamp switch voltage. As shown in figure 11 this converter makes use of the boost converter circuit with modifications i.e. the inductor in a boost converter circuit is replaced with an impedance network. For this reason the converter able to perform better compared to I-source and v -source converters.

When the power is acquired from a dc voltage source it works in two states namely current-fed and voltage-fed. Only two switches $\mathrm{s}_{1}$ or $\mathrm{s}_{2}$ are used in each of the two modes. All switches can be constructed consisting of a free-wheeling diode and power transistor, or a power electronic switch like MOSFET, to enable the flow of
current in both directions. The signal is filtered with the use of small capacitors and inductors. (Fang, 2008).

Figure 10
Z-source Inverter (Peng, 2002).

$\ell=$ A switch or a combination of switching device(s) and/or diode(s)

Figure 11
Z-source DC-DC Converter (Fang, 2008).


There are two modes of operation in this topology. In the first mode the source is a dc voltage source, this mode is also referred to as the voltage fed mode. In mode two the source is a dc current. Furthermore, mosfet is used as a switch in order to allow the current to flow in both directions. Pwm is used to control the switching. In voltage-fed operational mode or mode 1, the active component of the $S_{1}$ and switch $S_{2}$ are operated in an alternative manner, leaving the different two devices in a switched state. When the power movement is inverted, while the other two devices are switched as shown in
figure 12 the active portion of S 2 , the diode and switch S 1 are operated in the opposite order. The boost ratio of the converter for both operational modes as shown in table 1 at steady state can be derived using the duty cycle. (Fang, 2018).
Figure 12
Operation Modes of Z-source DC-DC Converter (Fang, 2008).

(a)

(b)

Table 1
Voltage Transmission Quotient of Z-source Converter (Fang, 2018)

| Z-source dc-dc converter | Voltage gain in each mode of <br> operation |
| :--- | :--- |
| Voltage fed | $\frac{1-D}{1-2 D}$ |
| Current fed | $\frac{2 D-1}{D}$ |

A current-fed Z-source topology could also be tested. To make the analysis easier, we just look at power movements from source to load and disregard the opposite scenario. As a result, the active portion of the diode, switch 1 and switch 2 may be omitted, as presented in Figure 13. This circuit has two states, which are illustrated in Figures 13 a. and b, respectively. (Fang, 2018).

The Z-network is proportioned, similar to that of other impedance source topologies, in that $L_{1}$ and $L_{2}$, as well as $C_{1}$ and $C_{2}$, have the equal capacitance and inductance, correspondingly. As a result we have symmetry and equivalent circuits. (Fang, 2018).
$V_{C 1}=V_{C 2}=V_{C} \quad$ and $\quad V_{L 1}=V_{L 2}=V_{L}$
$S_{1}$ is turned active, while $S_{2}$ is inactive in mode 1 . The inductors release and transport energy to the load while the capacitors in the z-network are charged by the dc source. As shown in Figure 13(a), the converter's instance in this condition is (1-D) T, where T stands for the cycle of switching and $D$ is the duty cycle of switch $S_{2}$ (Fang, 2018).
$V_{C}=V_{i}-v_{L}, \quad V_{O}=V_{i}-2 v_{L}$

Figure 13
(a) When $S 1$ is active and $S 2$ is inactive. (b) When S1 is inactive and S2 is active (Fang, 2018).

(b)
$S_{2}$ is on while $S_{1}$ is off in mode 2. While capacitors in the z-network release, the inductors charge up and store energy before releasing or transmitting the load. As presented in Figure. 13(b), the converter's levels are DT (Fang, 2018)

$$
\begin{equation*}
V_{C}=v_{L}, \quad V_{O}=0 \tag{2.2}
\end{equation*}
$$

The value of $V_{i}$ and the dc voltage source are equal.
In steady state the inductor's average voltage should be zero, according to (2.0) and (2.1) (Fang, 2018).

$$
\begin{equation*}
\frac{\mathrm{V}_{\mathrm{C}}}{\mathrm{~V}_{\mathrm{i}}}=\frac{1-\mathrm{D}}{1-2 \mathrm{D}} \tag{2.3}
\end{equation*}
$$

The peak voltage at the output of the converter may be stated as follows during a switching cycle:
$\mathrm{v}_{0}=2 V_{C}-V_{i}=\frac{V_{i}}{1-2 D}$

The converter's average output voltage may be represented as follows:
$\mathrm{v}_{0}=V_{C}=\frac{1-D}{1-2 D} V_{i}$

The duty ratio D may obviously be reduced or raised to improve the voltage at the output of the suggested converter. Whether the output voltage is in phase with input or not is dependent sole on the duty cycle, this feature can only be seen in the Z-source converter. The inductance and capacitance needs of the impedance network based devices are usually minimal since the frequency of switching is so high, resulting in a tiny and light system (Fang, 2018).

Modified Z-source dc-dc converter was proposed by Yang et al. (2014) to address some of the shortcomings of the $z$-source converter, these include the voltage stress on the semiconductors and the capacitor and the narrow load range. In the modified converter as shown in figure 14 the x shaped impedance form is modified to a one port impedance network. Pulse width modulation is used to control the switches.

Figure 14
Modified Z-source Network (Yang et al., 2014).


In a matter of switching period the converter operates in three modes. The resulting equations can be deduced from the symmetric nature of the one port impedance network.
$\left\{\mathrm{i}_{\mathrm{L} 1}=\mathrm{i}_{\mathrm{L} 2}=\mathrm{i}_{\mathrm{L}}\right.$
$\left\{\mathrm{i}_{\mathrm{C} 1}=\mathrm{i}_{\mathrm{C} 2}=\mathrm{i}_{\mathrm{C}}\right.$
$\left\{V_{L 1}=V_{L 2}=V_{L}\right.$
$\left\{V_{C 1}=V_{C 2}=V_{C}\right.$

Figure 15
Waveform Analysis of Modified Z-source Converter (Yang et al., 2014).


Mode 1: $\mathrm{t}_{0}-\mathrm{t}_{1}$
In this mode the switch is active while $\mathrm{D}_{1}$ and $\mathrm{D}_{2}$ are not operational as shown in figure 16.a. the equations below can be derived from this mode of operation.
$\left\{\begin{array}{l}i_{L}=-i_{C} \\ i_{i}=2 i_{L}\end{array}\right.$
$\mathrm{V}_{\mathrm{L}}=\mathrm{V}_{\mathrm{i}}+\mathrm{V}_{\mathrm{c}}$
$V_{s}=V_{i}+2 V_{C}$

Mode 2: $\mathrm{t}_{1}-\mathrm{t}_{2}$
In this mode of operation the switch is inactive and $D_{1}$ is forward biased as shown in figure 16.b. the equations below can be deduced from this mode of operation.
$\left\{\begin{array}{l}\mathrm{i}_{\mathrm{L}}=-\mathrm{i}_{\mathrm{C}} \\ \mathrm{i}_{\mathrm{D} 1}=2 \mathrm{i}_{\mathrm{L}}\end{array}\right.$
$V_{L}=-V_{C}$
$\mathrm{V}_{\mathrm{s}}=\mathrm{V}_{\mathrm{i}}+2 \mathrm{~V}_{\mathrm{C}}$
Mode 3: $\mathrm{t}_{2}-\mathrm{t}_{3}$
In this mode the switch is off while $\mathrm{D}_{1}$ and $\mathrm{D}_{2}$ are on as shown in figure 16.c. the equations below are derived from this mode of operation.
$\left\{\begin{array}{c}i_{i}=i_{L}-i_{C} \\ i_{D 1}=2 i_{L}-i_{i}\end{array}\right.$
$\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{s}}=\mathrm{V}_{\mathrm{i}}+2 \mathrm{~V}_{\mathrm{C}}$
The period of operation of modes 1 and 2 is (1-D) T. the duration for mode 1 is DT.

## Figure 16

Modes of Operation Modified Z-source Converter (Yang et al., 2014).

(a)Mdoe 1

(b)Mdoe 2

(c)Mdoe 3

In addition using volt-second balance law on the inductors, we get the following:

$$
\begin{equation*}
\left(V_{i}+V_{C}\right) D T+\left(-V_{C}\right)(1-D) T=0 \tag{2.16}
\end{equation*}
$$

Solving for $\mathrm{V}_{\mathrm{c}}$ we get:
$V_{C}=\frac{D}{1-2 D} V_{i}$
From (2.15) and (2.17) the equation of gain ratio of this converter can be written as:
$G=\frac{V_{O}}{V_{i}} \quad V_{O}=\frac{1}{1-2 D}$

Therefore:
$\mathrm{G}=\frac{1}{1-2 \mathrm{D}}$
Table 2
Comparison between Modified Z-source Converter and Traditional Z-source Converter (Yang et al., 2014).

| Voltage | Modified z-source dc-dc <br> converter | Traditional z-source dc- <br> dc converter |
| :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{o}}$ | $\frac{1}{1-2 D} V_{i}$ | $\frac{1-D}{1-2 D} V_{i}$ |
| $\mathrm{~V}_{\mathrm{C}}$ | $\frac{D}{1-2 D} V_{i}=D V_{O}$ | $\frac{1-D}{1-2 D} V_{i}=V_{o}$ |
| $\mathrm{~V}_{\mathrm{s}}$ | $\frac{1}{1-2 D} V_{i}=V_{O}$ | $\frac{1}{1-2 D} V_{i}=\frac{1}{1-D} V_{O}$ |

Furthermore, for where there is more than one renewable energy source the dual input dc-dc z-source converter proposed by Sedaghati \& Babaei (2016) is suitable. In this topology two sources can be connected to form a single system. Moreover, this proposed topology has four states of operation depending on whether the dc sources are active or not.

Figure 17
Dual Input Z-source Converter (Sedaghati \& Babaei 2016).


State 1:
In this state the input voltage would be in series when both sources are active i.e. the voltage will be summed.
$V_{i n}=V_{d C 1}+V_{d C 2}$
In addition in this mode the diodes $\mathrm{D}_{1}$ and $\mathrm{D}_{2}$ are forward biased while $\mathrm{D}_{3}$ and $\mathrm{D}_{4}$ are reverse biased, Meaning for the current to get to the $z$-sources network it needs to flow through $\mathrm{D}_{1}$ and $\mathrm{D}_{2}$.
Figure 18
State 1 Equivalent Circuit (Sedaghati \& Babaei 2016).


State 2:
In this state the first source is the sole source of energy supply to the converter.
As shown in figure 19 when source 1 is in operation $D_{1}$ is forward biased while $D_{3}$ is reversed, which means that the current has to flow through D1 to get to the z-source network and the load.
$\mathrm{V}_{\mathrm{in}}=\mathrm{V}_{\mathrm{dC} 1}$

Figure 19
State 2 Equivalent Circuit (Sedaghati \& Babaei 2016).


State 3:
In this state the second source supplies voltage to the converter while the first is cut off. When source 2 is active diode D 2 is forward biased while D 4 is reversed. The current in this state will pass through D3 when the first source is inactive as shown in figure 20.
$V_{i n}=V_{d C 2}$

Figure 20
State 3 Equivalent Circuit (Sedaghati \& Babaei 2016).


State 4:
In this state the converter is inactive because both sources are disconnected, this however only lasts for a very short time. When both sources are disconnected $D_{1}$ and $D_{2}$
are turned off, leaving $D_{3}$ and $D_{4}$ as the sole which forces the current from the previous states to remain on the path provided.

In this state $V_{i n}=0$
Figure 21
State 4 Equivalent Circuit (Sedaghati \& Babaei 2016).

Vdc 1


In the steady state analysis this converter operates in two modes. In the first mode the switch is in the off state while $D_{1}$ and $D_{2}$ are on. Furthermore, the capacitors will be charged while the inductor discharges to the load. Figure 22 shows the operation of mode 1.

Figure 22
Operation Mode 1 (Sedaghati \& Babaei 2016).


When the switch is off (1-D)T: the following equations can be derived.

$$
\begin{align*}
& V_{i n}-V_{d C 1}-V_{d C 2}=0, \mathrm{~V}_{\mathrm{in}}=\mathrm{V}_{\mathrm{dC} 1}+\mathrm{V}_{\mathrm{dC} 2}  \tag{2.23}\\
& \mathrm{~V}_{\mathrm{C}}-\mathrm{V}_{\mathrm{in}}+\mathrm{V}_{\mathrm{L}}=0  \tag{2.24}\\
& V_{o}-V_{i n}+2 V_{L}=0 \tag{2.25}
\end{align*}
$$

## Mode 2:

In this mode the switch is in the on state while $D_{1}$ and $D_{2}$ are off. In the first cycle capacitor will the energy store, in the second cycle they will recharge. In the case of the inductors store their energy in the first cycle, when it comes to the second cycle they start discharging the stored energy.

Figure 23
Operation Mode 2 (Sedaghati \& Babaei 2016).


Resulting equations in this mode: when the switch is on (DT).
$\mathrm{V}_{\mathrm{C}}=\mathrm{V}_{\mathrm{L}}, \mathrm{V}_{\mathrm{O}}=0$
The voltage gain of this converter is:
$\frac{V_{O}}{V_{d C 1}+V_{d C 2}}=\frac{1-D}{1-2 D}$
But
$\mathrm{V}_{\mathrm{dC} 1}+\mathrm{V}_{\mathrm{dC} 2}=\mathrm{V}_{\mathrm{in}}$
Therefore voltage gain is: $\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{V}_{\mathrm{in}}}=\frac{1-\mathrm{D}}{1-2 \mathrm{D}}$

### 2.2 Quasi z-source dc-dc converter

Quasi-Z-Source converters originated from the step-up DC converter topology family. It can be accomplished in two ways: galvanically isolated or transformerless. The first example's architecture is comparable to that of a normal boost converter, and it may be used in solar applications as a maximum power point tracker. The converter might be utilized as a front-end voltage pre-regulator in fuel cell power systems and other applications with varying voltage at the input since it has a high efficiency even with a threefold gain input voltage. The quasi ZS DC-DC converter which is galvanically isolated and the high frequency transformer include an intermediate AC
connection that allows the needed input voltage gain to be adjusted simply by altering the turn ratio of the transformer. This transformer also functions as a galvanic isolation device in high-gain applications, which is useful in a variety of scenarios. In solar power systems, galvanic isolation is also required to minimize ground leakage currents and THD in the grid current. (Liivik et al., 2014).

Figure 24
Quasi z-source converter (Yang, et al., 2014).


Figure 25
Modes of Operation of QZS Converter (Yang, et al., 2014).

(a)Mode 1

(b)Mode 2

(c)Mode 3

(d) Mode 4


## Modes of Operation

First mode
As seen in Figure 25.a in this converter there are 3 voltage loops when diode D is off and switch S is active. Three voltage loops exist in the converter: capacitor C 2 and voltage source $V_{i}$ charge inductor $\mathrm{L}_{1}$, capacitor $\mathrm{C}_{1}$ and voltage source $V_{i}$ charge inductor $\mathrm{L}_{2}$, and the load discharge inductor $\mathrm{L}_{\mathrm{f}}$ is. As a result, the inductor current $i_{L}$ is positive and increasing linearly, whereas $i_{L f}$ is positive and dropping linearly. The equations
below are derived based solely on the assumption that the voltage of the switch is zero (Yang, et al., 2014).

$$
\begin{align*}
& V_{L}=V_{i}+V_{C}  \tag{2.30}\\
& V_{L f}=-V_{O} \tag{2.31}
\end{align*}
$$

## Second Mode

As presented in Figure. 25. b, diode D is turned off and switch S is turned on, but if switch S remains on after $i_{L f}$ goes to zero in mode 1 , the inductor $\mathrm{L}_{\mathrm{f}}$ is reversecharged from capacitor $\mathrm{C}_{\mathrm{f}} . i_{L f}$ will be negative and rising in the opposite direction as a result. Equation (2.31) is also established in this approach (Yang, et al,. 2014).

Third mode
As displayed in Figure. 25(c), diode D is switched active while switch S is inactive, the reason being that the voltage source at the input is connected in series to the inductor $\mathrm{L}_{\mathrm{f}}$ and impedance network, inductor $\mathrm{L}_{\mathrm{f}}$ will discharge energy to the voltage source at the input if $i_{L f}$ is negative before switch $S$ is active, and the capacitors of the impedance network. Meanwhile capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ are charged by the Inductors $\mathrm{L}_{1}$ and $L_{2}$. As a result, the inductor current $i_{L}$ is linearly decreasing while $i_{L f}$ is increasing linearly. The following equations may be deduced based on this (Yang, et al., 2014).

$$
\begin{align*}
& V_{L}=-V_{C}  \tag{2.32}\\
& V_{L S}=V_{S}-V_{O}=V_{i}-2 V_{C}=-V_{O} \tag{2.33}
\end{align*}
$$

Fourth mode
As illustrated in Figure. 25(d), diode D is active as switch S is active, despite that the load and inductor $L_{f}$ charge LDC impedance network and the voltage source $V_{i} . L_{1}$ and $L_{2}$ charge $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$, respectively, simultaneously. As a consequence, $i_{L f}$ is positive and expanding linearly, but $i_{L}$ is declining linearly. Eq (18) is found, from which the following equation is derived: (Yang, et al., 2014).

$$
\begin{equation*}
i_{L f}=i_{L}-i_{C} \tag{2.34}
\end{equation*}
$$

When current $i_{L f}$ surpasses current $i_{L}$, according to (2.34), mode 4 terminates and current $i_{C}$ becomes negative, leading in mode 5 (Yang, et al., 2014).

Fifth mode
From Figure. 24, like mode 4 the active or inactive states of switch S and diode D are identical. Capacitors $C_{1}$ and $C_{2}$ start to discharge to the inductor $L_{f}$ and the load since the capacitor current $i_{C}$ is negative, as previously indicated. Equations (2.33) and (2.34) have been created as well (Yang, et al,. 2014).

Diode D is inactive when switch S is active and it is turned on when switch S is turned off, according to the preceding analysis. When the active or inactive state of switch $S$ changes, the voltage relationships change as well. As a consequence, the converter's operating mode can be reduced to two modes if either the active or inactive state of switch $S$ or voltage relationship are taken into account. Furthermore, the source and load currents of the converter are both constant (Yang, et al., 2014).

There are two operating states while the switch is active, and three states when the switch is turned off, as seen in Figure. 25 In steady state, the converter's major functioning modes are mode 1 (switch $S$ is active) and mode 4 (switch $S$ is inactive). Furthermore, because in mode 2 the current $i_{L f}$ is negative and somewhat constant, after mode 2 the converter will automatically switch to mode 3 , meaning mode 3 will happen at the same time as mode 2 . The status of the circuit parameters determines whether or not mode 5 will occur. As a result, the quasi-Z-source converter may operate in four different modes dependent on the circuit parameters. Figure 26 depicts the key waveforms of various operation situations, where $V_{g}$ denotes the switch $S$ driving signal (Yang, et al., 2014).

Case 1: In this situation, there are just two major operational modes (modes 1 and 4). Switch S turns off when inductor current $i_{L f}$ stays positive before, and the capacitor current $i_{C}$ remains constant when switch $S$ is off, as depicted in Figure. 26a (Yang, et al., 2014).

Case 2: In contrast to operating Case I, operating Case II inserts mode 5 between modes 4 and 1 , resulting in a negative capacitor current $i_{C}$ when switch S is in the active or inactive state as shown in Figure. 26 b (Yang, et al., 2014).

Case 3: After mode 1, mode 2 will occur and then mode 3 will follow by since current $i_{L f}$ may dip below zero when switch S is in the on-state. As illustrated in Figure. 26 c , operational instance 3 comprises modes 1, 2, 3, and 4 (Yang, et al., 2014).

Case 4: Modes 1 through 5 occur in operational condition 4 (Yang, et al., 2014).
As a result, when switch S is on, current $i_{L f}$ will be negative, and current $i_{C}$ will be negative switch S is off, as shown in Figure. 26 d (Yang, et al., 2014).

In addition when the switch is in the on state the time duration is DT, when it is off the duration is (1-D)T. Using volt-balance second law on the inductor the equation below can be derived:
$\left(V_{i}+V_{C}\right) D T+\left(-V_{C}\right)(1-D) T=0 \quad V_{C} \frac{D}{1-2 D} V_{i}$
$\left(-V_{0}\right) D T+\left(V_{i}+2 V_{C}-V_{O}\right)(1-D) T=0$
From (2.35) and (2.36) the equation for the boost ratio of this converter can be written as:
$\mathrm{G}=\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{V}_{\mathrm{i}}} \quad \mathrm{G}=\frac{1-\mathrm{D}}{1-2 \mathrm{D}}$

Figure 26
Operation of Converter in four Cases (Yang, et al., 2014).


### 2.3 Switched inductor-based DC-DC converters

The dotted box represents the SL-cell, which may be used to substitute the inductor $L$ in a standard Boost converter. The SL-cell consists of three diodes, as well as two identical inductors. The switch also determines the manner in which the inductors are connected i.e. they are parallel when it's active and in series when it's not. In the case of the diodes $D_{1}$ and $D_{2}$ are forward biased, $D 3$ is reversed when it is active. When it is off the opposite of the above occurs
(He et al., 2014).
Figure 27
Switched Inductor-based DC-DC Converter (He et al., 2014).

## SL-Cell



When paralleled to conventional boost converters, switched inductor converters provide benefits such as a low average current at the inductor, which aids in shrinking the size of a particular inductor. Furthermore, inductors in the converter with identical values act similarly, therefore they can be assimilated into a single magnetic core, decreasing the magnetic component size. In comparison to a boost topology, the voltage conversion ratio is greater. The SL-Boost, on the other hand, has serious flaws, such as a limited voltage gain and trouble with a 10 -fold voltage gain. The switch being inactive means the voltage across it is equal to the output voltage, and a higher voltage stress is realizes across the switches with a large Rds (on) will result in a higher conduction loss.

When the output diode is switched off, the output voltage is the voltage across it. As a result, the issue of reverse recovery may become serious. (He et al., 2014).

A low input voltage may be transformed into a higher output voltage using the S L boost DC-DC converter. The boost converter is made up of 3 inductors, two capacitors, six diodes and 3 active switches. Controlling the converter's controlled switches, which must work at a high frequency, may be done with MOSFETs and IGBTs. Because all three switches are powered by the same signal, the converter may be operated with just one control signal. In order to attain a greater boost ratio it is vital to adjust duty cycle of the switches, with this we can improve the output voltage. In addition the pwm technique can be employed to control the switching process of the switches. The switched inductor based converter has two operational modes when the current at the inductor is constant as shown in the schematics below. In this topology when the switches are operating the diodes are reverse while to $D_{1}$ and $D_{3}$ are forward biased to avoid a back flow (Shaw \& Sahoo, 2018).

Figure 28
Modes of Operation (Shaw \& Sahoo, 2018).


Note: (a) is mode 1. (b) Is mode 2.
The energy stored by the inductors in mode 1 i.e. when the switches are on can be derived below as:
$V_{\mathrm{L} 1}=\mathrm{V}_{\mathrm{in}}$
$\mathrm{V}_{\mathrm{L} 2}=\mathrm{V}_{\mathrm{L} 3}=\left(\mathrm{V}_{\mathrm{C} 1}+\mathrm{V}_{\mathrm{O}}\right)$
In mode 2 the switches are turned off, Diodes $D_{2}, D_{4}, D_{5}$ and $D_{6}$ are forward biased while $D_{1}$ and $D_{3}$ are reversed. In addition the energy stored by the inductors can be written as:
$\mathrm{V}_{\mathrm{L} 1}=\left(\mathrm{V}_{\mathrm{in}}-\mathrm{V}_{\mathrm{C} 1}\right)$
$\mathrm{V}_{\mathrm{L} 2}=\mathrm{V}_{\mathrm{L} 3}=\frac{1}{2}\left(\mathrm{~V}_{\mathrm{C} 1}-\mathrm{V}_{\mathrm{O}}\right)$
Using volt-second law on $L_{1}$ we get:
$\left(V_{\text {in }}\right) D T+\left(V_{\text {in }}-V_{C 1}\right)(1-D) T=0$
By solving for $\mathrm{V}_{\mathrm{c} 1}$ we get:
$V_{C 1}=\frac{V_{\text {in }}}{1-\mathrm{D}}$
Using volt-second law on $L_{2}$ we get:
$\left(V_{C 1}+V_{O}\right) D T+\frac{1}{2}\left(V_{C 1}-V_{0}\right)(1-D) T=0$
The voltage of this converter can be derived by substituting $\mathrm{G}=\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{V}_{\mathrm{in}}}=\frac{(1+\mathrm{D})}{(1-\mathrm{D})(1-3 \mathrm{D})}$

### 2.4 Switched capacitor DC-DC converters

In this topology capacitors are used as a voltage source in the same way as the switched-inductor converter where inductors are used. High voltage gain can be accomplished by switching the capacitors from series to parallel connection. The topology of the switched capacitor converter is depicted below, with the switched capacitor cell represented in the box with dotted lines being used. The connection of the capacitors can be changed by adjusting the switch's operation state which results in a high voltage conversion ratio (He et al,. 2014).

The following are some benefits of using this converter. They offer tiny size, low weight, great power density, excellent efficiency relative to all traditional power supplies
in the small values of watts, strength, and consistent input current, among other benefits. These qualities, together with the lack of magnetic devices, alleviate the EMI issues that inductors produce. The power device's voltage stress is rather low. The voltage conversion ratio is twice as big when compared to a Boost converter. All capacitors are capable of achieving self-voltage balancing. However, the SC-Boost has the following drawbacks: voltage gain is restricted, and the 10x voltage gain ratio is difficult to handle. Furthermore, the inductor size could increase because the current of the inductor and the currents at the input are the same. The stress on the switches is considerable due to the current and this might result in more conduction loss. Every switching mode power converter's primary goal is to deliver a consistent AC or DC output voltage to the load, regardless of voltage input or variations in load. A component of control must be incorporated into the energy transmission process in order for the converter to change its topology gradually and the periods of the switching of said topologies be modified for regulatory reasons.
(He et al., 2014).
Figure 29
Switched Capacitor DC-DC Converter Topology (Chen et al., 2016).


This converter operation in two modes.
Mode 1: when $S_{1}$ is on, $S 2$ is off.
When $S_{1}$ is on and $S_{2}$ is off, the inductor is charge by the line voltage. $C_{3}$ is charged by the line in series with $\mathrm{C}_{1}$ while $\mathrm{C}_{4}$ is charged by the line in series with $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$. During this time $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ will be discharging (Chen et al., 2016).

Figure 30
Modes of Operation (Chen et al., 2016).


Note: (a) $S_{1}$ is active while $S_{2}$ is inactive. (b) $S_{1}$ is inactive while $S_{2}$ is active The following equation can be derived from figure 30 a .

$$
\begin{align*}
& V_{\text {in }}-V_{L}=0  \tag{2.46}\\
& V_{\text {in }}+V_{C 1}-V_{C 3}=0 \tag{2.47}
\end{align*}
$$

$$
\begin{equation*}
V_{\text {in }}+V_{C 1}+V_{C 2}-V_{C 4}=0 \tag{2.48}
\end{equation*}
$$

Mode 2: $S_{1}$ is inactive, $S_{2}$ is active.
When $S_{2}$ is turned on $C_{3}$ charges $C_{2} . C_{1}$ and $C_{2}$ are charged, meanwhile $V_{\text {in }}$ in series with the inductor, $\mathrm{C}_{3}$ and $\mathrm{C}_{4}$ transfer energy to the load.
The following equation can be derived from figure 30 b .
$\mathrm{V}_{\mathrm{L}}=\mathrm{V}_{\mathrm{C} 1}$
$\mathrm{V}_{\mathrm{C} 3}=\mathrm{V}_{\mathrm{C} 2}$
$\mathrm{V}_{\mathrm{in}}=\mathrm{V}_{\mathrm{L}}-\mathrm{V}_{\mathrm{C} 3}-\mathrm{V}_{\mathrm{C} 4}+\mathrm{V}_{\mathrm{O}}$
Making use of equations from (2.46) - (2.51) the voltage across the capacitors can we written as:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{C} 1}=\frac{\mathrm{V}_{\mathrm{O}}}{4}-\mathrm{V}_{\mathrm{in}}, \quad \mathrm{~V}_{\mathrm{C} 2}=\mathrm{V}_{\mathrm{C} 3}=\frac{\mathrm{V}_{\mathrm{O}}}{4}, \quad \mathrm{~V}_{\mathrm{C} 4}=\frac{\mathrm{V}_{\mathrm{O}}}{2} \tag{2.52}
\end{equation*}
$$

Volt-second balance law on the inductor gives:
$D T V_{\text {in }}+(1-D)\left(V_{\text {in }}+V_{C 3}+V_{C 4}-V_{0}\right) T=0$
The boost ratio can be expressed as:
$\mathrm{G}=\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{V}_{\mathrm{in}}}=\frac{4}{1-\mathrm{D}}$

### 2.5 Switched inductor capacitor network based converters

Diodes, inductors, capacitors, and other components make up a Switched inductor and capacitor based network converter. In a switched inductor configuration, the diodes and inductors are coupled. This converter's ability to boost voltage has to do with the arrangement in the terminal at the output; this terminal is made up of the capacitors and diodes, which boosts the converter's voltage. Utilizing a single switch rather than several switches simplifies control and reduces control complexity. Capacitors 1 and 2 are equal (Kumar \& Kumar, 2021).

Figure 31
Switched Inductor Capacitor Network Based Converter (Kumar \& Kumar, 2021).


In certain ways, the multiple topologies of the DC-DC converter are adaptable. They do, however, operate differently and need a varied amount of circuit components and switches. When compared to some of the existing topologies, the voltage gain of the provided topology is found to be greater. The voltage gain of various converters is compared with changing duty cycles. The voltage gain of the switched inductor presented for a certain duty cycle is significantly larger than that of several previously established for DC-DC topologies with high gain. (Kumar \& Kumar, 2021).

Mode 1: $T_{0}<t<T_{1}$
This is the comparable circuit for this mode. When the switches S1 and 2 are switched on, positive voltage is applied to diodes $\mathrm{D}_{0}$ and $\mathrm{D}_{2}$, causing them to be forward biased. Meanwhile, the diodes $D_{1}, D_{3}, D_{4}$, and $D_{5}$ are reverse biased since they have a negative voltage across them. Following that, the source voltage $V_{\text {in }}$ charges $L_{1}$ as well as capacitor $\mathrm{C}_{2}$ through switches $\mathrm{S}_{1}, \mathrm{~S}_{2}$ and diode $\mathrm{D}_{2} . \mathrm{L}_{2}$ is also charged through capacitor $C_{1}$, capacitor $C_{2}$, and switch $S_{2}$. Inductors store energy as the currents in the inductori $i_{L 1}$ and $i_{L 2}$ increase linearly. The energy from the source $\mathrm{V}_{\text {in }}$ and capacitor $\mathrm{C}_{3}$ is likewise discharged into the load through diode $D_{0}$ and switches $S_{1}, S_{2}$. The voltage equations are used in this mode (Chauhan, et al., 2018).

Figure 32
Operational Waveform (Kumar \& Kumar, 2021).


Figure 33
Equivalent Circuit for Mode 1 (Chauhan, et al., 2018).


$$
\begin{align*}
& V_{\text {in }}-V_{0}+V_{\mathrm{C} 3}+V_{\mathrm{C} 2}=0  \tag{2.55}\\
& \mathrm{~V}_{\mathrm{C} 1}+\mathrm{V}_{\mathrm{L} 2}-\mathrm{V}_{\mathrm{C} 2}=0  \tag{2.64}\\
& \mathrm{~V}_{\mathrm{in}}-\mathrm{V}_{\mathrm{L} 1}+\mathrm{V}_{\mathrm{C} 2}=0 \tag{2.57}
\end{align*}
$$

Mode 2: $\mathrm{T}_{1}<\mathrm{t}<\mathrm{T}_{2}$
The analogous circuit for this mode is shown in the diagram below. Switches $S_{1}$ and $S_{2}$ are in the off state in this mode. As a consequence, the forward biased diodes $D_{4}$ and $D_{5}$ are used. Furthermore, as the polarity of inductor $L_{1}$ and $L_{2}$ changes, negative voltage is applied to diodes $\mathrm{D}_{0}$ and $\mathrm{D}_{2}$, while positive voltage is applied to diode $\mathrm{D}_{1}$. Following that, the inductor $L_{1}$ and $L_{2}$ discharge. Through diodes $D_{4}$ and $D_{5}$, the inductor $\mathrm{L}_{1}$ charges the capacitors $\mathrm{C}_{2}$ and $\mathrm{C}_{3}$. Similarly, inductor $\mathrm{L}_{2}$ charges capacitors $\mathrm{C}_{1}$ and $\mathrm{D}_{3}$. Furthermore, by discharging into the load, the capacitor $\mathrm{C}_{0}$ maintains a constant voltage across the load (Chauhan, et al., 2018).

Figure 34
Equivalent Circuit for Mode 2 (Chauhan, et al., 2018).

$\mathrm{V}_{\mathrm{in}}-\mathrm{V}_{\mathrm{L} 1}+\mathrm{V}_{\mathrm{C} 1}-\mathrm{V}_{\mathrm{C} 2}=0$
$\mathrm{V}_{\mathrm{C} 2}=\mathrm{V}_{\mathrm{C} 3}$
According to the energy conservation law the following can be written for $\mathrm{L}_{2}$ :
$\int_{0}^{\mathrm{DT}} \mathrm{V}_{\mathrm{L} 2} \mathrm{dt}+\int_{\mathrm{DT}}^{\mathrm{T}} \mathrm{V}_{\mathrm{L} 2} \mathrm{dt}=0$

Sustituting in (2.58) and (2.61) we get:
$\mathrm{D}\left(-\mathrm{V}_{\mathrm{C} 1}+\mathrm{V}_{\mathrm{C} 2}\right)+(1-\mathrm{D})\left(-\mathrm{V}_{\mathrm{C} 1}\right)=0$
$V_{C 1}=D V_{C 2}$
Applying energy conservation law on $L_{1}$ we get:
$\int_{0}^{\mathrm{DT}} \mathrm{V}_{\mathrm{L} 1} \mathrm{dt}+\int_{\mathrm{DT}}^{\mathrm{T}} \mathrm{V}_{\mathrm{L} 1} \mathrm{dt}=0$
$D\left(V_{\text {in }}+V_{C 2}\right)+(1-D)\left(V_{\text {in }}+V_{C 1}-V_{C 2}\right)=0$
Solving for $\mathrm{V}_{\mathrm{C} 2}$ we get:
$V_{C 2}=\frac{1}{1-3 D-D^{2}} V_{\text {in }}$
Substituting $V_{C 1}$ and $V_{C 2}$ in (2.55) the $V_{O}$ can be derived as:
$V_{O}=\frac{3-3 D-D^{2}}{1-3 D-D^{2}} V_{\text {in }}$
The voltage of this converter can be written as:
$\mathrm{G}=\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{V}_{\mathrm{in}}}=\frac{3-3 \mathrm{D}-\mathrm{D}^{2}}{1-3 \mathrm{D}-\mathrm{D}^{2}}$

### 2.6 Summary

The boosting capability of the z -source is limited and it is prone to inrush current. The quasi $z$-source inverter at higher modulation indexes cannot produce high voltage gains. Due to inductor behavior during discharge, semiconductor switches in Switched inductor converters are subjected to high voltage stress, while Switched capacitor converters have a large number of components for better voltage gain.

## CHAPTER 3

## Presented Converter and Results from Simulation

The block diagram below shows how the presented converter fits in a system.


### 3.0 Overview

The circuit of the presented topology in figure 35 shows that the presented topology contains two networks. The modified quasi Z-Source circuit contains 9 components namely $\mathrm{S}_{1}, \mathrm{~L}_{1}$ and $\mathrm{L}_{2}, \mathrm{D}_{1}, \mathrm{D}_{2}$, and $\mathrm{D}_{3}, C_{1}, \mathrm{C}_{2}$, and $\mathrm{C}_{3}$. The switched capacitor network consists of switch $\mathrm{S}_{2}$, diode $\mathrm{D}_{4}$ and capacitor $\mathrm{C}_{4}$. $\mathrm{D}_{5}$ is connected to the positive end of the voltage at the input and output to avoid back flow and $\mathrm{C}_{\mathrm{f}}$ is the capacitor at
the output, thus making it a total of 14 components. Furthermore, the presented converter has a boost ratio of over 6 times the input at a duty cycle of $20 \%$.

### 3.1 Presented Topology

Circuit analysis and operation modes of the presented converter as presented in figures 35 and 36 will be discussed in detail below.

Figure 35
Presented Topology (Meinagh et al., 2019).


The presented converter operates in two modes as shown below in figure $36 \mathrm{a} \& \mathrm{~b}$.
Details of the modes of operation will be shown subsequently in the following pages.

Figure 36
Modes of Operation (Meinagh et al., 2019).


Mode 1: $t_{0}-t_{1}$
This mode occurs when the switches are turned off and $\mathrm{D}_{5}$ is reversed biased, which as a result will leave the rest of the diodes in the forward biased position. Also in this mode when $\mathrm{C}_{1}, \mathrm{C}_{3}$ and $\mathrm{C}_{4}$ are charging, $\mathrm{C}_{2}$ and the inductors will be discharging simultaneously.

The following equations can be derive from operation mode 1
Using KVL in the loop enclosing $\mathrm{V}_{\mathrm{in}}, \mathrm{L}_{1}, \mathrm{C}_{2}$ and $\mathrm{C}_{3}$.
$-V_{\text {in }}+V_{\mathrm{L} 1}-\mathrm{V}_{\mathrm{C} 2}+\mathrm{V}_{\mathrm{C} 3}=0 \quad \mathrm{~V}_{\mathrm{L} 1}=\mathrm{V}_{\mathrm{IN}}+\mathrm{V}_{\mathrm{C} 2}-\mathrm{V}_{\mathrm{C} 3}$
Using KVL in the loop enclosing $\mathrm{C}_{3}$ and $\mathrm{C}_{4}$ :
$V_{C 3}-V_{C 4}=0 \quad \therefore \quad V_{C 3}=V_{C 4}$

Using KVL in the loop enclosing $\mathrm{L}_{2}$ and $\mathrm{C}_{2}$ :

$$
\begin{array}{rr}
V_{L 2}+V_{C 2}=0 & \therefore V_{L 2}=-V_{C 2} \\
\mathrm{~V}_{\mathrm{C} 1}-\mathrm{V}_{\mathrm{C} 2}=0 & \mathrm{~V}_{\mathrm{C} 1}=\mathrm{V}_{\mathrm{C} 2} \\
V_{S 1}+V_{C 3}=0 & V_{S 1}=-V_{C 3} \tag{3.4}
\end{array}
$$

Using KVL in the loop enclosing Vin, $\mathrm{D}_{5}$ and Vo:
$V_{I N}-V_{D 5}-V_{O}=0 \quad V_{D 5}=V_{I N}-V_{O}$
$V_{S 2}+V_{C 4}=0 \quad V_{S 2}=-V_{C 4}$
Now for the currents we have the following:

$$
\begin{align*}
& i_{I N}-i_{L 1}=0 \quad i_{I N}=i_{L 1}  \tag{3.7}\\
& i_{C 1}+i_{C 2}-i_{L 2}+i_{L 1}=0 \quad i_{C 1}+i_{C 2}=i_{l 2}-i_{l 1}  \tag{3.8}\\
& i_{C 3}+i_{C 4}-i_{L 1}=0 \quad i_{C 3}+i_{C 4}=i_{L 1} \tag{3.9}
\end{align*}
$$

Where $\mathrm{V}_{\mathrm{D} 5}$ is the voltage across Diode $5 . \mathrm{V}_{\text {in }}$ is the voltage at the input and $V_{O}$ is the voltage at the output.

Note: $\mathrm{V}_{\mathrm{L} 1}$ is the voltage across the inductor $\mathrm{L}_{1} . \mathrm{V}_{\mathrm{L} 2}$ voltages across the inductor $\mathrm{L}_{2} . \mathrm{i}_{\mathrm{L} 1}$ is the current through $L_{1} . i_{L 2}$ is the current through $L_{2} . V_{C 1}$ is the voltages across capacitor $\mathrm{C}_{1} . \mathrm{V}_{\mathrm{C} 2}$ is the voltages across capacitor $\mathrm{C}_{2} \cdot \mathrm{~V}_{\mathrm{C} 3}$ is the voltages across capacitor $\mathrm{C}_{3} \cdot \mathrm{~V}_{\mathrm{C} 4}$ is the voltages across capacitor $\mathrm{C}_{4}$. $\mathrm{i}_{\mathrm{C} 1}$ is the current that flows through $\mathrm{C}_{1 .} \mathrm{i}_{\mathrm{C} 2}$ is the current that flows through $\mathrm{C}_{2}$. iC3 is the current that flows through $\mathrm{C}_{3}$. $\mathrm{i}_{\mathrm{C} 4}$ is the current that flows through $\mathrm{C}_{4} . \mathrm{V}_{\mathrm{S} 1}$ is the voltages across $\mathrm{S}_{1} . \mathrm{V}_{\mathrm{S} 2}$ show the voltages across the switch $\mathrm{S}_{2} . \mathrm{I}_{\mathrm{in}}$ is the input current.

Mode 2: $t_{1}-t_{2}$
In this mode, the switches are active i.e. they are on and $\mathrm{D}_{5}$ is forward biased and allowed to operate while $D_{1}, D_{2}, D_{3}$ and $D_{4}$ are reversed biased. This as a result will make $\mathrm{C}_{1}, \mathrm{C}_{3}$ and $\mathrm{C}_{4}$ discharge while $\mathrm{L}_{1}, \mathrm{~L}_{2}$ and $C_{2}$, is also charging. In this mode the following equations can be deduced for the voltages and current.
Using KVL in the loop enclosing $\mathrm{C}_{3}, \mathrm{C}_{2}$ and $\mathrm{L}_{2}$ :
$V_{C 3}-V_{C 2}-V_{L 2}=0 \quad V_{L 2}=V_{C 3}-V_{C 2}$
$\mathrm{V}_{\mathrm{IN}}+\mathrm{V}_{\mathrm{C} 3}+\mathrm{V}_{\mathrm{C} 4}-\mathrm{V}_{\mathrm{O}}=0 \quad \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{IN}}+\mathrm{V}_{\mathrm{C} 3}+\mathrm{V}_{\mathrm{C} 4}$
For the loop enclosing $\mathrm{V}_{\mathrm{IN}}, \mathrm{C}_{3}, \mathrm{C}_{1}$ and $\mathrm{L}_{1}$ when KVL is applied the following can be deduced:

$$
\begin{align*}
& \mathrm{V}_{\mathrm{IN}}+\mathrm{V}_{\mathrm{C} 3}+\mathrm{V}_{\mathrm{C} 1}-\mathrm{V}_{\mathrm{L} 1}=0 \quad \mathrm{~V}_{\mathrm{L} 1}=\mathrm{V}_{\mathrm{IN}}+\mathrm{V}_{\mathrm{C} 3}+\mathrm{V}_{\mathrm{C} 1}  \tag{3.12}\\
& I_{I N}-I_{O}-I_{L 1}=0 \quad I_{L 1}=I_{I N}-I_{O}  \tag{3.13}\\
& i_{C 1}+I_{L 1}=0 \quad i_{C 1}=-I_{L 1}  \tag{3.14}\\
& i_{C 2}-I_{L 2}=0 \quad i_{C 2}=I_{L 2}  \tag{3.15}\\
& -I_{I N}-I_{L 2}-i_{C 3}=0 \quad i_{C 3}=-I_{I N}-I_{L 2}  \tag{3.16}\\
& I_{L 1}-I_{I N}-i_{C 4}=0 \quad i_{C 4}=I_{L 1}-I_{I N} \tag{3.17}
\end{align*}
$$

Voltages across the semiconductors are:
$V_{C 2}-V_{C 1}-V_{C 3}-V_{D 1}=0 \quad \therefore V_{D 1}=V_{C 2}-V_{C 1}-V_{C 3}$

$$
\begin{align*}
& V_{D 2}=V_{D 3}=-V_{C 3}  \tag{3.19}\\
& V_{D 4}+V_{C 4}=0
\end{align*}
$$

Where $V_{D 1}, V_{D 2}, V_{D 3}$ and $V_{D 4}$ represent the voltages across the diodes.

### 3.2 Steady state analysis of the presented topology

This analysis shows the switching process of the switches using Pwm. The Switches have similar gate pulses. Using the voltage balance law on the inductors for the duration of a single switch cycle. In the following equations below we show how the equation for the voltages across the inductor and capacitor are derived. The equations for input voltage, output voltage and voltage are also derived.
Switching period $\mathrm{T}=T_{\text {ON }}+T_{\text {OFF }}$
Duty cycle $\mathrm{D}=\frac{T_{O N}}{T}$
When the switch is off i.e. during $T_{\text {OFF }}$ : from equation (3.21) $T_{\text {OFF }}=T-T_{\text {ON }}$
But $T_{O N}=D T$ therefore $T_{O F F}=T-D T=(1-\mathrm{D}) \mathrm{T}$
$V_{\text {L1ON }}+V_{\text {L1OFF }}=0$
$\left\{\begin{array}{c}\left(V_{I N}+V_{C 3}+V_{C 1}\right) D T+\left(V_{I N}+V_{C 2}-V_{C 3}\right)(1-D) T=0 \\ \left.V_{I N}+V_{C 3}+V_{C 1}\right) D+\left(V_{I N}+V_{C 2}-V_{C 3}\right)(1-D)=0 \\ V_{C 3}+V_{C 1} D+V_{I N}+V_{C 2}-V_{C 3}-V_{C 2} D+V_{C 3} D=0\end{array}\right.$
$V_{C 1}=V_{C 2}$ Therefore
$\mathrm{V}_{\mathrm{IN}}+\mathrm{V}_{\mathrm{C} 2}-\mathrm{V}_{\mathrm{C} 3}+2 \mathrm{~V}_{\mathrm{C} 3} \mathrm{D}=0$
$\mathrm{V}_{\mathrm{IN}}=-\mathrm{V}_{\mathrm{C} 2}+\mathrm{V}_{\mathrm{C} 3}-2 \mathrm{~V}_{\mathrm{C} 3} \mathrm{D}$

For $\mathrm{L}_{2}$ :

$$
\begin{align*}
& V_{L 2 O N}+V_{L 2 O F F}=0  \tag{3.28}\\
& \left\{\begin{array}{c}
\left(V_{C 3}-V_{C 2}\right) D T+\left(-V_{C 2}\right)(1-D) T=0 \\
\left(V_{C 3}-V_{C 2}\right) D-V_{C 2}(1-D)=0 \\
V_{C 3} D-V_{C 2} D-V_{C 2}+V_{C 2} D=0
\end{array}\right.  \tag{3.29}\\
& V_{C 3} D-V_{C 2}=0 \tag{3.30}
\end{align*}
$$

Substituting equation (3.30) in (3.27):

$$
\begin{align*}
& \left\{\begin{array}{c}
V_{I N}=-\left(V_{C 3} D+V_{C 3}-2 V_{C 3} D\right) \\
\\
V_{I N}=V_{C 3}-3 V_{C 3} D
\end{array}\right.  \tag{3.31}\\
& V_{I N}=(1-3 \mathrm{D}) V_{\mathrm{C} 3} \tag{3.32}
\end{align*}
$$

From (3.30) making $\mathrm{V}_{\mathrm{c} 3}$ the subject of formula:

$$
\begin{align*}
& \mathrm{V}_{\mathrm{IN}}=-\mathrm{V}_{\mathrm{C} 2}+\frac{\mathrm{V}_{\mathrm{C} 2}}{\mathrm{D}}-2\left(\frac{\mathrm{~V}_{\mathrm{C} 2}}{\mathrm{D}}\right) \mathrm{D}  \tag{3.33}\\
& \mathrm{~V}_{\mathrm{IN}}=-\mathrm{V}_{\mathrm{C} 2}+\frac{\mathrm{V}_{\mathrm{C} 2}}{\mathrm{D}}-2 \mathrm{~V}_{\mathrm{C} 2}  \tag{3.34}\\
& \mathrm{~V}_{\mathrm{IN}} \mathrm{D}=\mathrm{V}_{\mathrm{C} 2}-3 \mathrm{~V}_{\mathrm{C} 2} \mathrm{D}  \tag{3.35}\\
& V_{C 2}=\frac{D}{1-3 D} V_{I N} \tag{3.36}
\end{align*}
$$

From (3.30)
$\mathrm{V}_{\mathrm{C} 2}=\mathrm{V}_{\mathrm{C} 3} \mathrm{D}$
Substituting in (3.32):
$V_{\text {IN }}=-V_{C 3} D+V_{C 3}-2 V_{C 3} D$
$\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{C} 3}-3 \mathrm{~V}_{\mathrm{C} 3} \mathrm{D} \quad \mathrm{V}_{\mathrm{IN}}=(1-3 \mathrm{D}) \mathrm{V}_{\mathrm{C} 3}$
$V_{C 3}=\frac{V_{\text {IN }}}{1-3 \mathrm{D}} \quad \mathrm{V}_{\mathrm{C} 3}=\frac{1}{1-3 \mathrm{D}} \mathrm{V}_{\text {IN }}$
For the output voltage:
$\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{IN}}+\mathrm{V}_{\mathrm{C} 3}+\mathrm{V}_{\mathrm{C} 4}$
From (3.1): $V_{C 3}=V_{C 4}$
From (3.32): $V_{I N}=(1-3 D) V_{C 3}$
Substituting (3.1) and (3.32) in (3.40):
$V_{O}=(1-3 D) V_{C 3}+2 V_{C 3}$
$\mathrm{V}_{0}=3 \mathrm{~V}_{\mathrm{C} 3}-3 \mathrm{~V}_{\mathrm{C} 3} \mathrm{D} \quad \mathrm{V}_{\mathrm{O}}=(3-3 \mathrm{D}) \mathrm{V}_{\mathrm{C} 3}$
$\mathrm{V}_{\mathrm{O}}=3(1-\mathrm{D}) \mathrm{V}_{\mathrm{C} 3}$

The voltage gain can be derived as follows:
$\mathrm{G}=\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{V}_{\mathrm{IN}}}$
$\mathrm{G}=\frac{3-3 \mathrm{DV}_{\mathrm{C} 3}}{1-3 \mathrm{DV} \mathrm{V}_{\mathrm{C}}} \quad \mathrm{G}=\frac{3(1-\mathrm{D})}{1-3 \mathrm{D}}$
Note: D in the equation is duty cycle.
G is the boost ratio or gain.
According to equation (3.45), the boost capacity of the present topology is no doubt high with in a low duty cycle, this will also be proved in the simulations on the circuit of the presented topology. Figure 37 illustrates the waveform analysis of the components.

Figure 37
Waveform Analysis of the Converter (Meinagh et al., 2019).


### 3.3 Passive component design

Inductors
The ripples in current for inductor 1 can be derived by replacing (3.0), (3.36) and (3.39)
$\operatorname{in} V_{L}=L d i / d t:$
$\Delta \mathrm{I}_{\mathrm{L} 1}=\frac{\mathrm{V}_{\mathrm{L} 1} \mathrm{DT}}{\mathrm{L} 1}$
$T=\frac{1}{F} \quad D$ is the duty cycle which implies $D=(1-D)$

$$
\begin{equation*}
\Delta I_{L 1}=\frac{V_{L 1}(1-D)}{L_{1} f_{s}} \tag{3.47}
\end{equation*}
$$

From (3.0):
$\mathrm{V}_{\mathrm{L} 1}=\mathrm{V}_{\mathrm{IN}}+\mathrm{V}_{\mathrm{C} 2}-\mathrm{V}_{\mathrm{C} 3}$
Substituting for $\mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{C} 2} \& \mathrm{~V}_{\mathrm{C} 3}$ :

$$
\begin{align*}
& V_{L 1}=\frac{2 D}{1-3 D} V_{I N}  \tag{3.48}\\
& \quad \therefore \Delta \mathrm{I}_{\mathrm{L} 1}=\frac{2 \mathrm{D}(1-\mathrm{D})}{\mathrm{L}_{1} \mathrm{f}_{\mathrm{S}}(1-3 \mathrm{D})} \mathrm{V}_{\mathrm{IN}} \tag{3.49}
\end{align*}
$$

Where $f_{S}$ is the switching frequency.

For inductor 2:

$$
\begin{align*}
& \Delta \mathrm{I}_{\mathrm{L} 2}=\frac{\mathrm{V}_{\mathrm{L} 2}(1-\mathrm{D})}{\mathrm{L}_{2} \mathrm{f}}  \tag{3.50}\\
& V_{L 2}=\frac{D}{1-3 D} V_{I N} \\
& \therefore \mathrm{I}_{\mathrm{L} 2}=\frac{\mathrm{D}(1-\mathrm{D})}{\mathrm{L}_{2} \mathrm{f}_{\mathrm{S}}(1-3 \mathrm{D})} \tag{3.51}
\end{align*}
$$

Considering Kirchhoff's current law in Figure 35 and current balance law through a single switching period for capacitors $1 \& 2$ the average current of the inductors can be written as:
$\mathrm{I}_{\mathrm{L} \text { ave }}=\mathrm{I}_{\mathrm{IN}}-\mathrm{I}_{\mathrm{O}} \quad \mathrm{I}_{\text {Lave }}=\frac{\mathrm{G}^{2} \mathrm{~V}_{\text {IN }}}{\mathrm{R}}-\frac{\mathrm{GV}_{\text {IN }}}{\mathrm{R}}$
$G=\frac{3(1-D)}{1-3 D}$

$$
\begin{align*}
& I_{\text {Lave }}=\left(\frac{3(1-D)}{1-3 D}\right)^{2}-\frac{3(1-D)}{1-3 D} \\
& I_{\text {Lave }}=\frac{(3-3 D)(3-3 D)-\left(3-3 D-9 D+9 D^{2}\right)}{(1-3 D)^{2}} \\
& I_{\text {Lave }}=\frac{6-6 D}{(1-3 D)^{2}} \\
& I_{\text {Lave }}=\frac{6(1-D)}{(1-3 D)^{2}} V_{I N}  \tag{3.53}\\
& I_{\text {L1ave }}=I_{\text {L2ave }} \tag{3.54}
\end{align*}
$$

$\mathrm{I}_{\mathrm{Lave}}=$ average current of the inductors.
The inductor current ripple factor can be written as: using (3.49), (3.51), (3.53) and (3.54):
$\mathrm{L}_{1}=2 \mathrm{~L}_{2}=\frac{\mathrm{RD}(1-3 \mathrm{D})}{3 \mathrm{x}_{\mathrm{L} 1} \% \mathrm{f}_{\mathrm{S}}} \quad$ where $\mathrm{x}_{\mathrm{L}} \%=\Delta \mathrm{I}_{\mathrm{L}} / \mathrm{I}_{\mathrm{L}, \text { ave }}$

## Capacitors

The ripple voltage on the capacitors can be derived by substituting equation (3.14) and (3.15) in $I_{C}=C d v_{C} / d t$ while taking (3.53) and (3.54) into account.

$$
\begin{align*}
& \Delta V_{\mathrm{C} 1}=\Delta \mathrm{V}_{\mathrm{C} 2}=\frac{3 \mathrm{D}(1-\mathrm{D})\left(3 \mathrm{D}^{2}-4 \mathrm{D}+3\right)}{\mathrm{C}_{1,2} \mathrm{f}_{\mathrm{s}} \mathrm{R}(1-3 \mathrm{D})^{2}} \mathrm{~V}_{\mathrm{IN}}  \tag{3.56}\\
& \Delta \mathrm{~V}_{\mathrm{C} 3}=\frac{3 \mathrm{D}(1-\mathrm{D})\left(3 \mathrm{D}^{2}-7 \mathrm{D}+6\right)}{\mathrm{C}_{3} \mathrm{f}_{\mathrm{S}} \mathrm{R}(1-3 \mathrm{D})^{2}} \mathrm{~V}_{\mathrm{IN}}  \tag{3.57}\\
& \Delta \mathrm{~V}_{4}=\frac{3 \mathrm{D}^{2}(1-\mathrm{D})}{\mathrm{C}_{4} \mathrm{f}_{\mathrm{s}} \mathrm{R}(1-3 \mathrm{D})} \mathrm{V}_{\mathrm{IN}} \tag{3.58}
\end{align*}
$$

Capacitor ripple factor can be derived using (3.36), (3.39), (3.45), (3.56), (3.57) and (3.58).
$\mathrm{C}_{1,2}=\frac{3(1-D)\left(3 D^{2}-4 D+3\right)}{x_{C 1,2} \%_{S} R(1-3 D)}$
$\mathrm{C}_{3}=\frac{3 \mathrm{D}(1-\mathrm{D})\left(3 \mathrm{D}^{2}-7 \mathrm{D}+6\right)}{\mathrm{x}_{\mathrm{C} 3} \% \mathrm{f}_{\mathrm{s}} \mathrm{R}(1-3 \mathrm{D})}$
$\mathrm{C}_{4}=\frac{3 \mathrm{D}^{2}(1-\mathrm{D})}{\mathrm{x}_{\mathrm{C}}{ }^{4} / \mathrm{f}_{\mathrm{S}} \mathrm{R}}$

### 3.4 Comparison with other High Gain Converters

To have a better understanding and clarification of the structures and advantages of the presented topology, the topology was compared to other topology with similar structures and nearly equal deviation range in their duty cycles.

In table 3 we see that the QZS has the least number of active components while the SL/SC-SBC has the highest number of active components but in terms of passive elements the SL/SC-SBC has the smallest number. According to table 3 the component count in the circuit of the present topology comes in third compared to the others.
Furthermore looking at the duty cycle range the present topology has the lowest. In addition when it comes to the stress on the capacitors, switches and diodes the presented topology has low values as shown in the simulation results.
Figure 38 shows a graph of gain against duty cycle. It is a comparison of the boosting capabilities of the presented converter and other converters. As shown in the graph we see that the presented topology has the second best boost capacity.

Figure 38
Comparison of Parameters in Table 3


Note: This graph was drawn using Microsoft excel.

Table 3
Comparison of Presented Converter with other High Gain DC-DC Converters
(Meinagh et al., 2019).

|  |  |  |  |  | "QZs dc-dc |
| :--- | :--- | :--- | :--- | :--- | :--- |
| parameters | Presented | Two | Three cells of | SL/SC- | converter |
|  | converter | cells of | qZs | SBC | with voltage |
|  |  | qZs |  |  | lift technique" |
| Number of | 2L, 5C, 2S | 5C, 3L, | 7C, 4L, 4D and | 2L, 3C, | 3D, 1S, 4C |
| components | and 5D. | 3D and | 1S. | 2S and | and 4L |
|  |  | $1 S$. |  | 7D. |  |


| Voltage stress | switches | $\frac{G V_{I N}}{3(1-D)}$ | $G V_{I N}$ | $G V_{I N}$ | $\begin{gathered} \frac{D G V_{I N}}{1-D} \\ \frac{G V_{I N}}{2} \end{gathered}$ | $G V_{I N}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | diodes | $\begin{aligned} & \frac{G V_{I N}}{3(1-D)}(G- \\ & 1) V_{I N} \end{aligned}$ | $G V_{I N}$ | $G V_{I N}$ | $\begin{aligned} & \frac{D G V_{I N}}{1-D}, \\ & \frac{G V_{I N}}{2}, \\ & \frac{D G V_{I N}}{2(1-D)} \end{aligned}$ | $\begin{aligned} & \frac{G V_{I N}}{1-D} \\ & \frac{G V_{I N}}{2} \end{aligned}$ |
| Capacitor voltage |  | $\begin{gathered} \frac{D G V_{I N}}{3(1-D)^{2}} \\ \frac{G V_{I N}}{3(1-D)} \end{gathered}$ | $\begin{aligned} & D G V_{I N}, \\ & 2 D G V_{I N}, \\ & (1- \\ & 2 D) G V_{I N} \end{aligned}$ | $\begin{gathered} (1-2 D) G V_{I N} \\ D G V_{I N}, 2 D G V_{I N} \\ (1-3 D) G V_{I N} \end{gathered}$ | $\begin{gathered} \frac{D G V_{I N}}{1-D} \\ \frac{G V_{I N}}{2} \end{gathered}$ | $\begin{array}{r} \frac{G V_{I N}}{2} \\ \frac{(1+D) G V_{I N}}{2(1-D)} \end{array}$ |
| Duty cycle range |  | $\begin{aligned} & 0<D \\ & \leq 0.20 \end{aligned}$ | $\begin{aligned} & 0<D \\ & \leq 0.33 \end{aligned}$ | $0<D<0.25$ | $\begin{aligned} & 0<D \\ & \leq 0.33 \end{aligned}$ | $0<D \leq 0.33$ |
| Voltage gain |  | $\frac{3(1-D)}{1-3 D}$ | $\frac{1}{1-3 D}$ | $\frac{1}{1-4 D}$ | $\frac{2(1-D}{1-3 D}$ | $\frac{2(1-D)}{1-3 D}$ |

$\qquad$

Note: S=Switches, L=Inductors, $\mathrm{D}=$ Diodes

### 3.5 Simulation Results

Simulations of the presented topology is done by using PSCAD/EMTDC version
4.2. Behaviors of the voltages and currents of various components and the overall performance of the presented converter will be illustrated below.

Table 4
Input Parameters of the Components.

| Parameters | Values |
| :--- | :--- |
| Input voltage | 40 v |
| Load resistance | $400 \Omega$ |
| $\mathrm{~L}_{1}$ | $500 \mu \mathrm{H}$ |
| $\mathrm{L}_{2}$ | $500 \mu \mathrm{H}$ |
| $\mathrm{C}_{1}$ | $470 \mu \mathrm{~F}$ |
| $\mathrm{C}_{2}$ | $470 \mu \mathrm{~F}$ |
| $\mathrm{C}_{3}$ | $470 \mu \mathrm{~F}$ |
| $\mathrm{C}_{4}$ | $470 \mu \mathrm{~F}$ |
| $\mathrm{C}_{\mathrm{f}}$ | $470 \mu \mathrm{~F}$ |
| Frequency | 50 Hz |
| Types of switch | IGBT |

Figures 39 shows the voltage across inductor 1 with a minimum of $\mathrm{V}_{\mathrm{L} 1 \min }=167$ Volts and a maximum of $\mathrm{V}_{\mathrm{L} 1 \max }=44$ Volts. Figure 40 show the voltages across inductor 2 with the highest being $\mathrm{V}_{\mathrm{L} 2 \max }=23.02 \mathrm{oltsV}$ and lowest being $\mathrm{VL} 2 \mathrm{~min}=-84$ Volts.

Figure 39
Inductor ( $v L_{1}$ ) voltage


Figure 40
Inductor ( $v L_{2}$ ) voltage


Figure 41 shows the current through inductor 1 at a voltage input of 40 v .
Figure 41
Inductor (iL ${ }_{1}$ ) current


The current of inductor 2 at 40 v input is shown below in figure 42 .
Figure 42
Inductor (iL $L_{2}$ ) current


Figure 43 and 44 show that the voltage across $\mathrm{C}_{1}=\mathrm{C}_{2}=22 \mathrm{~V}$, this validates the assumption in the steady state analysis. In figures 45 and 46 the voltage across $\mathrm{V}_{\mathrm{C} 3}=\mathrm{V}_{\mathrm{C} 4}=106.90$, this validates the steady state analysis.

Figure 43

## Capacitor ( $v^{2} C_{1}$ ) Voltage

| Main : Graphs |  |  |  |  |  |  |  |  |  | - |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $5.0{ }^{-\mathrm{vC} 1}$ |  |  |  |  |  |  |  |  |  | , |
| $>$ | $\left.\begin{array}{c} 25.0 \\ 20.0 \\ 15.0 \\ 10.0 \\ 5.0 \\ 0.0 \\ -5.0 \end{array}\right]-$ |  |  |  |  |  |  |  |  |  |
|  | 0.00 | 0.25 | 0.50 | 0.75 | 1.00 | 1.25 | 1.50 | 1.75 | 2.00 |  |
|  | 4 |  |  |  |  |  |  |  | - |  |

Figure 44
Capacitor ( $v C_{2}$ ) Voltage


Figure 45
Capacitor ( $v C_{3}$ ) Voltage


Figure 46
Capacitor ( $v^{2} C_{4}$ ) Voltage

| Main : Graphs |  |  |  |  |  |  |  |  |  | - |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - vC4 |  |  |  |  |  |  |  |  |  |  |
| $\Rightarrow$ | $\left.\begin{array}{r} 120 \\ 100 \\ 80 \\ 60 \\ 40 \\ 20 \\ 0 \\ -20 \end{array}\right]$ |  |  |  |  |  |  |  |  |  |
|  | $0.00$ | 0.25 | 0.50 | 0.75 | 1.00 | 1.25 | 1.50 | 1.75 | 2.00 |  |
|  | 4 |  |  |  |  |  |  |  | 1 |  |

Figure 47

## Capacitor ( $i^{\prime}{ }_{l}$ ) Current



The current through the capacitor $\mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}, \mathrm{C}_{4}, \mathrm{C}_{\mathrm{f}}$ is shown below from figure 48 to 51 .
Figure 48
Capacitor (iC $\mathrm{C}_{2}$ ) Current


Figure 49
Capacitor ( $\mathrm{iC}_{3}$ ) Current


Figure 50
Capacitor (iC4) Current


Figure 51
Capacitor ( iC $_{f}$ ) Current


Figure 52

## Input Voltage



As shown in figure $53 \mathrm{~V}_{0}=253.65 \mathrm{~V}$, this means that the boost factor of the converter is over six times the input value.

Figure 53
Output Voltage


Figures 54 shows the input current.
Figure 54
Input Current


Figure 55 shows the output currents of the presented topology.

Figure 55
Output Current


As stated in chapter 1, another important quality of this presented converter is its capability to attain low voltage stresses on the semiconductor components. The simulations results show the values of converter voltage on the semiconductor as follows, $S_{1}=106, S_{2}=106, D_{1}=105, D_{2}=105, D_{3}=105$ and $D_{4}=105 \mathrm{~V}$, meanwhile for diode $\mathrm{D}_{5}$ the voltage stress is equal to 200 V , this value is a bit high compared to the other diodes but this error is negligible according to equation (3.4), (3.5), (3.6), (3.18), (3.19) and (3.20). Thus, validating the theory that proposed converters attain low voltage stresses on the semiconductor components.

Figure 56
Diode ( $v D_{1}$ ) Voltage


Figure 57
Diode ( $v \mathrm{D}_{2}$ ) Voltage


Figure 58
Diode ( $v D_{3}$ ) Voltage


Figure 59
Diode ( $v D_{4}$ ) Voltage


Figure 60
Diode ( $v D_{5}$ ) Voltage


Figure 61
Diode (iD ${ }_{l}$ ) Current


Figure 62
Diode (iD2) Current


Figure 63
Diode (iD3) Current


Figure 64
Diode (iD4) Current


Figure 65
Diode (iD5) Current


Figure 66
Switch ( $v S_{l}$ ) Voltage


Figure 67
Switch (vS2) Voltage


Figure 68
Switch (iS ${ }_{1}$ ) Current
$\therefore$ Main : Graphs

Figure 69
Switch (iS $S_{2}$ ) Current


### 3.6 Comparative Analysis of Output Voltage at Various Duty Cycles

Figure 70 shows output voltages at different duty cycles with an interval of $10 \%$. As evident in figure 70 at a duty cycle of $30 \%$ output voltage is at maximum but the stress on the semiconductor was quadrupled which is not ideal. Furthermore, since actual experiments are not performed on the converter to determine its efficiency therefore duty cycle of $20 \%$ would be the most suitable.

Figure 70
Output Voltage at Various Duty Cycles


Table 5
Summary of Simulation Results

| Parameter | Voltage in <br> volts(max) | $(\mathrm{min})$ | Current in <br> amps (max) | min |
| :--- | :--- | :--- | :--- | :--- | | Source | 40 | 0 | 7.0 | 2.0 |
| :--- | :--- | :--- | :--- | :--- |
| Inductor 1, $\mathrm{L}_{1}$ | 44.52 | -167.37 | 4.20 | 2.0 |
| Inductor 2, $\mathrm{L}_{2}$ | 23.02 | -84.55 | 4.0 | 2.40 |
| Capacitor 1, $\mathrm{C}_{1}$ | 22 | -0.95 | 4.0 | -2.5 |
| Capacitor 2, $\mathrm{C}_{2}$ | 22 | -1.54 | 3.0 | -3.5 |
| Capacitor 3, $\mathrm{C}_{3}$ | 106.90 | 0 | 4.1 | -10 |
| Capacitor 4, $\mathrm{C}_{4}$ | 106.90 | 0 | 1.3 | -4.0 |
| Capacitor 5, $\mathrm{C}_{\mathrm{f}}$ | 253.65 | 0 | 3.5 | -0.53 |
| Switch 1 | 106.0 | 0 | 7 | 0 |
| Switch 2 | 106.0 |  | 10 | 0 |
| Diode 1, $\mathrm{D}_{1}$ | 105.0 | -0.55 | 6 | 0 |
| Diode 2, $\mathrm{D}_{2}$ | 105.0 | -0.26 | 2.25 | 0 |
| Diode 3, $\mathrm{D}_{3}$ | 105.0 | -0.17 | 3.9 | 0 |
| Diode 4, $\mathrm{D}_{4}$ | 105.0 | -0.27 | 1.32 | 0 |
| Diode 5, $\mathrm{D}_{5}$ | 200 | -0.13 | 4.0 | 0 |
| Output | 0 | 0.63 | 0 |  |

### 3.7 Summary

This chapter detailed the operation of the presented the presented topology, as shown in the simulation results which was possible with the use of PSCAD/EMTDC we were able to verify the boosting capability of the presented topology. Furthermore, the result form the simulation shows the advantages of the presented converter, these include high boosting of the input voltage at a low duty cycle. In addition PWM was used to control the switching process of the switching in the circuit. Furthermore, looking at circuitry of the presented converter has a suitable number of components and very little voltage stresses on its components.

## CHAPTER 4

### 4.0 Introduction

This chapter is a brief description of the overall findings in this thesis and a summary on the literature review, the analysis and results. Furthermore, recommendations for future work are also included.

### 4.1 Overview

This thesis presents a dc-dc converter with high boosting capabilities, from chapter 3 we see that this converter has high voltage gain, less stress on the semiconductor components, low duty cycles and less elements compared to other high gain converters.

The literature review shows how different topologies have been proposed one after the other over the years for applications in renewable energy. The literature was presented on impedance source networks like z -sources converter, quasi z-source converter switched capacitor network etc. in this section we looked at their mode operations, voltage gain and how far they have come in terms of evolution. However, there are some disadvantages that are related to these impedance source networks, these disadvantages range from high duty cycle, high number components, high voltage stress on the diodes and switches, and complex circuits.

Furthermore, from the circuit of the presented topology we can see that the presented topology contains a modified quasi $z$-source circuit and a switched capacitor circuit. The modified quasi Z-Source circuit contains 9 components namely $S_{1}, L_{1}$ and $\mathrm{L}_{2}, \mathrm{D}_{1}, \mathrm{D}_{2}$, and $\mathrm{D}_{3}, C_{1}, \mathrm{C}_{2}$, and $\mathrm{C}_{3}$. The circuit for the switched capacitor contains 3 components namely $\mathrm{S}_{2}, \mathrm{D}_{4}$ and $\mathrm{C}_{4}$; diode $\mathrm{D}_{5}$ is connected to the positive end of the voltage at the input and output to prevent backflow of current and $\mathrm{C}_{\mathrm{f}}$ is the output capacitor. The presented converter has a total of 14 components. A steady-state analysis of the topology was done to determine the ratio between the input and output voltage. Mathematical analysis showed a voltage gain of 6 times the input voltage at a duty cycle of $20 \%$. This stimulation was done on PSCAD 4.2 and the results confirmed the advantages stated in chapter 1 . This converter has the ability to generate diverse output voltages for different values of duty cycle.

### 4.2 Recommendations for Future Work

For future works the number of switched capacitor networks can be increased, the converter can also be coupled with a 3-phase multilevel inverter. Furthermore, we can also explore its application in electric vehicles.

## References

A. Chub, D. Vinnikov and T. Jalakas, "Galvanically isolated quasi-Z-source DC-DC converters with combined energy transfer for renewable energy sources integration," 2015 IEEE International Conference on Industrial Technology (ICIT), 2015, pp. 2896-2900, doi: 10.1109/ICIT.2015.7125525.
A. Ioinovici, "Switched-capacitor power electronics circuits," in IEEE Circuits and Systems Magazine, vol. 1, no. 3, pp. 37-42, 2015, doi: 10.1109/7384.963467.
B. B. Tuvar and M. H. Ayalani, "Analysis of a Modified Interleaved Non-Isolated Cuk Converter with wide range of load Variation and reduced Ripple content," 2019 3 rd International Conference on Trends in Electronics and Informatics (ICOEI), 2019, pp. 406-411, doi: 10.1109/ICOEI.2019.8862665.
ChapJiann-Jong Chen, Ming-Shian Lin, Che-Min Kung and Yuh-Shyan Hwang, "Low-quiescent-current fast-response current-feedback shunt regulator," APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems, 2018, pp. 530533, doi: 10.1109/APCCAS.2008.4746077.ter
F. Sedaghati and E. Babaei, "Double input Z-source DC-DC converter," 2011 2nd Power Electronics, Drive Systems and Technologies Conference, 2016, pp. 581586, doi: 10.1109/PEDSTC.2011.5742486.
F. Z. Peng, "Z-source inverter," Conference Record of the 2002 IEEE Industry Applications Conference. 37th IAS Annual Meeting (Cat. No.02CH37344), 2002, pp. 775-781 vol.2, doi: 10.1109/IAS.2002.1042647.
F. Meinagh, J. Yuan and Y. Yang, "New High Voltage Gain DC-DC Converter Based on Modified Quasi Z-Source Network," 2019 IEEE 13th International Conference on Compatibility, Power Electronics and Power Engineering (CPEPOWERENG), 2019, pp. 1-6, doi: 10.1109/CPE.2019.8862420.
Gupta, A. K., Samuel, P., \& Kumar, D. (2016). A state of art review and challenges with impedance networks topologies. 2016 IEEE 7th Power India International Conference (PIICON). Bikaner, India: IEEE. https://doi.org/10.1109/poweri.2016.8077211

He, Y., Tang, Y., Wang, T., \& Fu, D. (2014, June). Switched-inductor/switchedcapacitor active-network converters. In 2015 9th IEEE Conference on Industrial Electronics and Applications (pp. 1281-1286). IEEE.
Hosseini, M., Shayanfar, H. A., \& Fotuhi-Firuzabad, M. (2008). Modeling of static series voltage regulator (SSVR) in distribution systems for voltage improvement and loss reduction. Leonardo Electronic Journal of Practices and Technologies, 7(12).
J. Liu, J. Wu, J. Qiu and J. Zeng, "Switched Z-Source/Quasi-Z-Source DC-DC Converters With Reduced Passive Components for Photovoltaic Systems," in IEEE Access, vol. 7, pp. 40893-40903, 2019, doi:
10.1109/ACCESS.2019.2907300.
L. Ahmethodžić, N. Hadžimejlić and A. Ahmethodžić, "Cascade SMC control of Ćuk converter for telecommunication systems power supply," 2016 X International Symposium on Telecommunications (BIHTEL), 2014, pp. 1-5, doi: 10.1109/BIHTEL.2014.6987649.
L. Liivik, D. Vinnikov and T. Jalakas, "Synchronous rectification in quasi-Z-source converters: Possibilities and challenges," 2015 IEEE International Conference on Intelligent Energy and Power Systems (IEPS), 2014, pp. 32-35, doi: 10.1109/IEPS.2014.6874196.

Liqiang Yang, Dongyuan Qiu, Bo Zhang, Guidong Zhang and Wenxun Xiao, "A modified Z-source DC-DC converter," 2014 16th European Conference on Power Electronics and Applications, 2014, pp. 1-9, doi: 10.1109/EPE.2014.6910751.
M. V. Sai Krishna, T. Pavithra and S. Kumaravel, "Performance Analysis of Switched Inductor-based Dual-Input DC-DC Converter with High DC- Voltage Gain," 2020 IEEE Region 10 Symposium (TENSYMP), 2020, pp. 642-645, doi: 10.1109/TENSYMP50017.2020.9230821.
M. Veerachary and P. Kumar, "Analysis and Design of Quasi-Z-Source Equivalent DCDC Boost Converters," in IEEE Transactions on Industry Applications, vol. 56, no. 6, pp. 6642-6656, Nov.-Dec. 2020, doi: 10.1109/TIA.2020.3021372.
P. Hridya and K. V. Aathira, "Z-Source DC-DC Converter with Flyback Converter for Improved Voltage Gain," 2018 2nd International Conference on Trends in Electronics and Informatics (ICOEI), 2018, pp. 152-156, doi: 10.1109/ICOEI.2018.8553736.
P. Kumar and A. Kumar, "Analysis and Design of a Switched-Capacitor and SwitchedInductor Network based High-gain DC-DC Converter," 2021 IEEE 4th International Conference on Computing, Power and Communication

Technologies (GUCON), 2021, pp. 1-5, doi:
10.1109/GUCON50781.2021.9573650.
P. Kumar and M. Veerachary, "Hybrid Switched Inductor / Switched Capacitor based Quasi-Z-source DC-DC Boost Converter," 2018 2nd IEEE International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES), 2018, pp. 617-622, doi: 10.1109/ICPEICES.2018.8897405.
P. Shaw and M. Sahoo, "Switched-Inductor Based High Voltage Gain Step-up DC-DC Converter for Photovoltaic Micro-Inverter Application," 2018 15th IEEE India Council International Conference (INDICON), 2018, pp. 1-6, doi: 10.1109/INDICON45594.2018.8987057.
S. N. Soheli, G. Sarowar, M. A. Hoque and M. S. Hasan, "Design and Analysis of a DC -DC Buck Boost Converter to Achieve High Efficiency and Low Voltage Gain by using Buck Boost Topology into Buck Topology," 2018 International Conference on Advancement in Electrical and Electronic Engineering (ICAEEE), 2018, pp. 1-4, doi: 10.1109/ICAEEE.2018.8643001.

Salehi, S., Zahedi, N., Kheirollahi, R., \& Babaei, E. (2019, February). Ultra High Stepup DC-DC Converter Based on Switched Inductor-Capacitor Cells. 2019 10th International Power Electronics, Drive Systems and Technologies Conference (PEDSTC). https://doi.org/10.1109/pedstc.2019.8697841

## Appendices

## Appendix A

## Turnitin Similarity Report

| Submit File Online Grading <br> Download <br> move to.. |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |
| $\square$ | Author | Title | Similarit | web | publication | studert papers | Grade | respons | File | Paper D | Date |
| $\square$ | Ndey | ABSTRACT | 0\% <br> 0\% | 0\% | 0\% | N/A | -- | -- | download paper | 1983857635 | 18-Dec-2022 |
| $\square$ | Ndey Jallow | ALL THESIS | $\begin{aligned} & 6 \% \\ & 6 \% \\ & \hline \end{aligned}$ | 2\% | 5\% | N/A | -- | -- | download paper | 1983859527 | 18-Dec-2022 |
| $\square$ | Ndey Jallow | CHAPTER 1 | $\begin{aligned} & 2 \% \\ & 2 \% \end{aligned}$ | 2\% | 0\% | N/A | -- | -- | download paper | 1983857848 | 18-Dec-2022 |
| $\square$ | Ndey Jallow | CHAPTER 2 | $\begin{aligned} & 6 \% \\ & 6 \% \\ & \hline \end{aligned}$ | 2\% | 6\% | N/A | -- | -- | download paper | 1983858021 | 18-Dec-2022 |
| $\square$ | Ndey Jallow | CHAPTER 3 | $\begin{aligned} & 3 \% \\ & 3 \% \\ & \hline \end{aligned}$ | 1\% | 2\% | N/A | -- | -- | download paper | 1983858163 | 18-Dec-2022 |
| $\square$ | Ndey Jallow | (CHAPTER 4 ) CONCLUSION | $0 \%$ $0 \%$ $\square$ | 0\% | 0\% | N/A | -- | -- | download paper | 1983858374 | 18-Dec-2022 |

